Techno India NJR Institute of Technology



Course File

Computer Architecture (5EC3-01)

Kirti Dashora (Assistant Professor) Department of ECE For Techno India NJR Institute of Technology Cign ST CT 2010 Dr. Pankaj Kumar Porwal (Principal)



RAJASTHAN TECHNICAL UNIVERSITY, KOTA syllabus

III Year - V Semester: B.Tech. (Electronics & Communication Engineering)

5EC3-01: Computer Architecture

Cred 2L+0	lit: 2 Max. Marks: 100(IA:20 DT+0P End Term Exam	ETE:80
SN	Contents	Hours
1	Introduction: Objective, scope and outcome of the course.	1
2	Basic Structure of Computers, Functional units, software, performance issues software, machineinstructions and programs, Types of instructions, Instruction sets: Instruction formats, Assembly language, Stacks, Ques, Subroutines.	6
3	Processor organization, Information representation, number formats. Multiplication & division, ALU design, Floating Point arithmetic, IEEE 754 floating pointformats	5
4	Control Design, Instruction sequencing, Interpretation, Hard wired controlDesignmethods, and CPU control unit. Microprogrammed Control - Basic concepts, minimizing microinstruction size, multiplier control unit. Microprogrammed computers - CPU control unit	6
5	Memory organizations, device characteristics, RAM, ROM, Memory management, Concept ofCache & associative memories, Virtual memory.	5
6	System organization, Input - Output systems, Interrupt, DMA, Standard I/O interfacesConcept of parallel processing, Pipelining, Forms of parallel processing, interconnect network	5
	Total	28

For Techno India NJR Institute of Technology Const Clansf Clansford Dr. Pankaj Kumar Porwal (Principal)

Course Overview:

To study concepts related to Computer Data Representation, Micro-operations, Instructions, Programming the basic computer, Central Processing Unit, Computer Arithmetic, Memory Organization, Multiprocessors etc. which is vital to excel in the field of Computer Architecture domain.

Course Outcomes:

CO.NO.	Cognitive Level	Course Outcome
1	Comprehension	Develop an ability to understand the design and interconnection of various parts of a computer
2	Application	Develop an ability to understand and apply the basic computer arithmetic operations
3	Synthesis	Design & Develop interfacing circuitry an ability memories and input/output organization to CPU.

Prerequisites:

- 1. Fundamentals knowledge of Binary Number System.
- 2. Fundamentals knowledge of Combinational Circuit.
- 3. Fundamentals knowledge of Sequential circuit.

Course Outcome Mapping with Program Outcome:

Course Outcome	Program Outcomes (PO's)											
CO. NO.	Domain Specific					Domain Independent						
	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
CO1	3	3	1	0	0	0	0	0	0	0	0	0
CO2	3	3	2	0	0	0	0	0	0	0	0	0
CO3	2	1	2	2	2	0	0	0	0	0	0	0
1: Slight (Low), 2: Moderate (Medium), 3: Substantial (High)												

For Techno India NJR Institute of Technology Tighan The Pankaj Kumar Perwa (Principal)

Course Coverage Module Wise:

No. Introduction: COMPUTER 1 1 INTRODUCTION: COMPUTER ARCHITECTURE 2 1 Objective, scope and outcome of the course. 3 2 BASIC STRUCTURE OF COMPUTERS 4 2 Functional units, software, performance issues software, 5 2 Machine instructions and programs 6 2 Types of instructions, Instruction sets: Instruction formats, 7 2 Assembly language, Stacks, Ques, Subroutines. 8 3 PROCESSOR ORGANIZATION, INFORMATION REPRESENTATION 9 3 Number formats. Multiplication & division, ALU design 10 3 Floating Point arithmetic, IEEE 754 floating point formats 11 3 Control Design 12 3 Instruction sequencing 13 3 Interpretation 14 4 HARD WIRED CONTROL DESIGN METHODS AND CPU CONTROL UNIT. 15 4 Microprogrammed Control - Basic concepts 16 4 Minimizing microinstruction size 17 4 Multiplier control unit 18 4 Microprogrammed computers - CPU control unit </th <th>Lecture</th> <th>Unit</th> <th>Торіс</th>	Lecture	Unit	Торіс
1 1 INTRODUCTION: COMPUTER ARCHITECTURE 2 1 Objective, scope and outcome of the course. 3 2 BASIC STRUCTURE OF COMPUTERS 4 2 Functional units, software, performance issues software, 5 2 Machine instructions and programs 6 2 Types of instructions, Instruction sets: Instruction formats, 7 2 Assembly language, Stacks, Ques, Subroutines. 8 3 PROCESSOR ORGANIZATION, INFORMATION REPRESENTATION 9 3 Number formats. Multiplication & division, ALU design 10 3 Floating Point arithmetic, IEEE 754 floating point formats 11 3 Control Design 12 3 Instruction sequencing 13 3 Interpretation 14 4 HARD WIRED CONTROL DESIGN METHODS AND CPU CONTROL UNIT. 15 4 Minimizing microinstruction size 17 4 Multiplier control unit 18 4 Microprogrammed computers - CPU control unit 19 5 Device characteristics, RAM, ROM, Memory management 20 5 Device chara	No.		
ARCHITECTURE 2 1 Objective, scope and outcome of the course. 3 2 BASIC STRUCTURE OF COMPUTERS 4 2 Functional units, software, performance issues software, 5 2 Machine instructions and programs 6 2 Types of instructions, Instruction sets: Instruction formats, 7 2 Assembly language, Stacks, Ques, Subroutines. 8 3 PROCESSOR ORGANIZATION, INFORMATION REPRESENTATION 9 3 Number formats. Multiplication & division, ALU design 10 3 Floating Point arithmetic, IEEE 754 floating point formats 11 3 Control Design 12 3 Instruction sequencing 13 3 Interpretation 14 4 HARD WIRED CONTROL DESIGN METHODS AND CPU CONTROL UNIT. 15 4 Microprogrammed Control - Basic concepts 16 4 Minimizing microinstruction size 17 4 Multiplier control unit 18 4 Microprogrammed computers - CPU control unit 19 5 Device characteristics, RAM, ROM, Memory management	1	1	INTRODUCTION: COMPUTER
2 1 Objective, scope and outcome of the course. 3 2 BASIC STRUCTURE OF COMPUTERS 4 2 Functional units, software, performance issues software, 5 2 Machine instructions and programs 6 2 Types of instructions, Instruction sets: Instruction formats, 7 2 Assembly language, Stacks, Ques, Subroutines. 8 3 PROCESSOR ORGANIZATION, INFORMATION REPRESENTATION 9 3 Number formats. Multiplication & division, ALU design 10 3 Floating Point arithmetic, IEEE 754 floating point formats 11 3 Control Design 12 3 Instruction sequencing 13 3 Interpretation 14 4 HARD WIRED CONTROL DESIGN METHODS AND CPU CONTROL UNIT. 15 4 Microprogrammed Control - Basic concepts 16 4 Minimizing microinstruction size 17 4 Multiplier control unit 18 4 Microprogrammed computers - CPU control unit 19 5 MEMORY ORGANIZATIONS 20 5 Device characteristics, RAM, ROM, Mem			ARCHITECTURE
3 2 BASIC STRUCTURE OF COMPUTERS 4 2 Functional units, software, performance issues software, 5 2 Machine instructions and programs 6 2 Types of instructions, Instruction sets: Instruction formats, 7 2 Assembly language, Stacks, Ques, Subroutines. 8 3 PROCESSOR ORGANIZATION, INFORMATION REPRESENTATION 9 3 Number formats. Multiplication & division, ALU design 10 3 Floating Point arithmetic, IEEE 754 floating point formats 11 3 Control Design 12 3 Instruction sequencing 13 3 Interpretation 14 4 HARD WIRED CONTROL DESIGN METHODS AND CPU CONTROL UNIT. 15 4 Microprogrammed Control - Basic concepts 16 4 Minimizing microinstruction size 17 4 Multiplier control unit 18 4 Microprogrammed computers - CPU control unit 19 5 Device characteristics, RAM, ROM, Memory management 20 5 Device characteristics, RAM, ROM, Memory management 21 5 <	2	1	Objective, scope and outcome of the course.
4 2 Functional units, software, performance issues software, 5 2 Machine instructions and programs 6 2 Types of instructions, Instruction sets: Instruction formats, 7 2 Assembly language, Stacks, Ques, Subroutines. 8 3 PROCESSOR ORGANIZATION, INFORMATION REPRESENTATION 9 3 Number formats. Multiplication & division, ALU design 10 3 Floating Point arithmetic, IEEE 754 floating point formats 11 3 Control Design 12 3 Instruction sequencing 13 3 Interpretation 14 4 HARD WIRED CONTROL DESIGN METHODS AND CPU CONTROL UNIT. 15 4 Microprogrammed Control - Basic concepts 16 4 Minimizing microinstruction size 17 4 Multiplier control unit 19 5 MEMORY ORGANIZATIONS 20 5 Device characteristics, RAM, ROM, Memory management 21 5 Concept ofCache & associative memories, 22	3	2	BASIC STRUCTURE OF COMPUTERS
5 2 Machine instructions and programs 6 2 Types of instructions, Instruction sets: Instruction formats, 7 2 Assembly language, Stacks, Ques, Subroutines. 8 3 PROCESSOR ORGANIZATION, INFORMATION REPRESENTATION 9 3 Number formats. Multiplication & division, ALU design 10 3 Floating Point arithmetic, IEEE 754 floating point formats 11 3 Control Design 12 3 Instruction sequencing 13 3 Interpretation 14 4 HARD WIRED CONTROL DESIGN METHODS AND CPU CONTROL UNIT. 15 4 Microprogrammed Control - Basic concepts 16 4 Minimizing microinstruction size 17 4 Multiplier control unit 19 5 MEMORY ORGANIZATIONS 20 5 Device characteristics, RAM, ROM, Memory management 21 5 Concept ofCache & associative memories, 22	4	2	Functional units, software, performance issues
5 2 Machine instructions and programs 6 2 Types of instructions, Instruction sets: Instruction formats, 7 2 Assembly language, Stacks, Ques, Subroutines. 8 3 PROCESSOR ORGANIZATION, INFORMATION REPRESENTATION 9 3 Number formats. Multiplication & division, ALU design 10 3 Floating Point arithmetic, IEEE 754 floating point formats 11 3 Control Design 12 3 Instruction sequencing 13 3 Interpretation 14 4 HARD WIRED CONTROL DESIGN METHODS AND CPU CONTROL UNIT. 15 4 Microprogrammed Control - Basic concepts 16 4 Minimizing microinstruction size 17 4 Multiplier control unit 19 5 MEMORY ORGANIZATIONS 20 5 Device characteristics, RAM, ROM, Memory management 21 5 Concept ofCache & associative memories, 22			software,
6 2 Types of instructions, Instruction sets: Instruction formats, 7 2 Assembly language, Stacks, Ques, Subroutines. 8 3 PROCESSOR ORGANIZATION, INFORMATION REPRESENTATION 9 3 Number formats. Multiplication & division, ALU design 10 3 Floating Point arithmetic, IEEE 754 floating point formats 11 3 Control Design 12 3 Instruction sequencing 13 3 Interpretation 14 4 HARD WIRED CONTROL DESIGN METHODS AND CPU CONTROL UNIT. 15 4 Microprogrammed Control - Basic concepts 16 4 Minimizing microinstruction size 17 4 Multiplier control unit 18 4 Microprogrammed computers - CPU control unit 19 5 MEMORY ORGANIZATIONS 20 5 Device characteristics, RAM, ROM, Memory management 21 5 Concept ofCache & associative memories, 22 5 Virtual memory.	5	2	Machine instructions and programs
1 formats, 7 2 Assembly language, Stacks, Ques, Subroutines. 8 3 PROCESSOR ORGANIZATION, INFORMATION REPRESENTATION 9 3 Number formats. Multiplication & division, ALU design 10 3 Floating Point arithmetic, IEEE 754 floating point formats 11 3 Control Design 12 3 Instruction sequencing 13 3 Interpretation 14 4 HARD WIRED CONTROL DESIGN METHODS AND CPU CONTROL UNIT. 15 4 Microprogrammed Control - Basic concepts 16 4 Minimizing microinstruction size 17 4 Multiplier control unit 18 4 Microprogrammed computers - CPU control unit 19 5 MEMORY ORGANIZATIONS 20 5 Device characteristics, RAM, ROM, Memory management 21 5 Concept ofCache & associative memories, 22	6	2	Types of instructions, Instruction sets: Instruction
7 2 Assembly language, Stacks, Ques, Subroutines. 8 3 PROCESSOR ORGANIZATION, INFORMATION REPRESENTATION 9 3 Number formats. Multiplication & division, ALU design 10 3 Floating Point arithmetic, IEEE 754 floating point formats 11 3 Control Design 12 3 Instruction sequencing 13 3 Interpretation 14 4 HARD WIRED CONTROL DESIGN METHODS AND CPU CONTROL UNIT. 15 4 Microprogrammed Control - Basic concepts 16 4 Minimizing microinstruction size 17 4 Multiplier control unit 18 4 Microprogrammed computers - CPU control unit 19 5 MEMORY ORGANIZATIONS 20 5 Device characteristics, RAM, ROM, Memory management 21 5 Concept ofCache & associative memories, 22 Statute of Technology			formats,
8 3 PROCESSOR ORGANIZATION, INFORMATION REPRESENTATION 9 3 Number formats. Multiplication & division, ALU design 10 3 Floating Point arithmetic, IEEE 754 floating point formats 11 3 Control Design 12 3 Instruction sequencing 13 3 Interpretation 14 4 HARD WIRED CONTROL DESIGN METHODS AND CPU CONTROL UNIT. 15 4 Microprogrammed Control - Basic concepts 16 4 Minimizing microinstruction size 17 4 Multiplier control unit 18 4 Microprogrammed computers - CPU control unit 19 5 Device characteristics, RAM, ROM, Memory management 21 5 Concept ofCache & associative memories, 22	7	2	Assembly language, Stacks, Ques, Subroutines.
INFORMATION REPRESENTATION93Number formats. Multiplication & division, ALU design103Floating Point arithmetic, IEEE 754 floating point formats113Control Design123Instruction sequencing133Interpretation144HARD WIRED CONTROL DESIGN METHODS AND CPU CONTROL UNIT.154Microprogrammed Control - Basic concepts164Minimizing microinstruction size174Multiplier control unit184Microprogrammed computers - CPU control unit195MEMORY ORGANIZATIONS205Device characteristics, RAM, ROM, Memory management215Concept ofCache & associative memories, 22225Virtual memory.	8	3	PROCESSOR ORGANIZATION,
9 3 Number formats. Multiplication & division, ALU design 10 3 Floating Point arithmetic, IEEE 754 floating point formats 11 3 Control Design 12 3 Instruction sequencing 13 3 Interpretation 14 4 HARD WIRED CONTROL DESIGN METHODS AND CPU CONTROL UNIT. 15 4 Microprogrammed Control - Basic concepts 16 4 Minimizing microinstruction size 17 4 Multiplier control unit 18 4 Microprogrammed computers - CPU control unit 19 5 MEMORY ORGANIZATIONS 20 5 Device characteristics, RAM, ROM, Memory management 21 5 Concept ofCache & associative memories, 22 5 Virtual memory.			INFORMATION REPRESENTATION
design103Floating Point arithmetic, IEEE 754 floating point formats113Control Design123Instruction sequencing133Interpretation144HARD WIRED CONTROL DESIGN METHODS AND CPU CONTROL UNIT.154Microprogrammed Control - Basic concepts164Minimizing microinstruction size174Multiplier control unit184Microprogrammed computers - CPU control unit195MEMORY ORGANIZATIONS205Device characteristics, RAM, ROM, Memory management215Concept ofCache & associative memories, 22225Virtual memory.	9	3	Number formats. Multiplication & division, ALU
103Floating Point arithmetic, IEEE 754 floating point formats113Control Design123Instruction sequencing133Interpretation144HARD WIRED CONTROL DESIGN METHODS AND CPU CONTROL UNIT.154Microprogrammed Control - Basic concepts164Minimizing microinstruction size174Multiplier control unit184Microprogrammed computers - CPU control unit195MEMORY ORGANIZATIONS205Device characteristics, RAM, ROM, Memory management215Concept ofCache & associative memories, 22225Virtual memory.			design
formats113123123133144HARD WIRED CONTROL DESIGN METHODS AND CPU CONTROL UNIT.154154Microprogrammed Control - Basic concepts164Multiplier control unit184Microprogrammed computers - CPU control unit195MEMORY ORGANIZATIONS205Device characteristics, RAM, ROM, Memory management215225Virtual memory.	10	3	Floating Point arithmetic, IEEE 754 floating point
113Control Design123Instruction sequencing133Interpretation144HARD WIRED CONTROL DESIGN METHODS AND CPU CONTROL UNIT.154Microprogrammed Control - Basic concepts164Minimizing microinstruction size174Multiplier control unit184Microprogrammed computers - CPU control unit195MEMORY ORGANIZATIONS205Device characteristics, RAM, ROM, Memory management215Concept ofCache & associative memories, Virtual memory.			formats
123Instruction sequencing133Interpretation144HARD WIRED CONTROL DESIGN METHODS AND CPU CONTROL UNIT.154Microprogrammed Control - Basic concepts164Minimizing microinstruction size174Multiplier control unit184Microprogrammed computers - CPU control unit195MEMORY ORGANIZATIONS205Device characteristics, RAM, ROM, Memory management215Concept ofCache & associative memories, Virtual memory.	11	3	Control Design
133Interpretation144HARD WIRED CONTROL DESIGN METHODS AND CPU CONTROL UNIT.154Microprogrammed Control - Basic concepts164Minimizing microinstruction size174Multiplier control unit184Microprogrammed computers - CPU control unit195MEMORY ORGANIZATIONS205Device characteristics, RAM, ROM, Memory management215Concept ofCache & associative memories, 22225Virtual memory.	12	3	Instruction sequencing
144HARD WIRED CONTROL DESIGN METHODS AND CPU CONTROL UNIT.154Microprogrammed Control - Basic concepts164Minimizing microinstruction size174Multiplier control unit184Microprogrammed computers - CPU control unit195MEMORY ORGANIZATIONS205Device characteristics, RAM, ROM, Memory management215Concept ofCache & associative memories, 22225Virtual memory.	13	3	Interpretation
AND CPU CONTROL UNIT.154154164164174174184184195205205205215215225Virtual memory.	14	4	HARD WIRED CONTROL DESIGN METHODS
154Microprogrammed Control - Basic concepts164Minimizing microinstruction size174Multiplier control unit184Microprogrammed computers - CPU control unit195MEMORY ORGANIZATIONS205Device characteristics, RAM, ROM, Memory management215Concept ofCache & associative memories, 22225Virtual memory.			AND CPU CONTROL UNIT.
164Minimizing microinstruction size174Multiplier control unit184Microprogrammed computers - CPU control unit195MEMORY ORGANIZATIONS205Device characteristics, RAM, ROM, Memory management215Concept ofCache & associative memories, 22225Virtual memory.	15	4	Microprogrammed Control - Basic concepts
174Multiplier control unit184Microprogrammed computers - CPU control unit195MEMORY ORGANIZATIONS205Device characteristics, RAM, ROM, Memory management215Concept ofCache & associative memories, 22225Virtual memory.	16	4	Minimizing microinstruction size
184Microprogrammed computers - CPU control unit195MEMORY ORGANIZATIONS205Device characteristics, RAM, ROM, Memory management215Concept ofCache & associative memories, 22225Virtual memory.	17	4	Multiplier control unit
195MEMORY ORGANIZATIONS205Device characteristics, RAM, ROM, Memory management215Concept ofCache & associative memories, 22225Virtual memory.	18	4	Microprogrammed computers - CPU control unit
205Device characteristics, RAM, ROM, Memory management215Concept ofCache & associative memories,225Virtual memory.	19	5	MEMORY ORGANIZATIONS
management215225Virtual memory.	20	5	Device characteristics, RAM, ROM, Memory
215Concept ofCache & associative memories,225Virtual memory.			management
22 5 Virtual memory.	21	5	Concept of Cache & associative memories,
	22	5	Virtual memory.

Dr. Pankaj Kumar Perwa (Principal)

23	6	SYSTEM ORGANIZATION, INPUT - OUTPUT
		SYSTEMS
24	6	Interrupt, DMA
25	6	Standard I/O interfacesConcept of parallel
		processing
26	6	Pipelining
27	6	Forms of parallel processing
28	6	Interconnect network

TEXT/REFERENCE BOOKS

- 1. Morris M. Mano, Computer Systems Architecture.3 ed, Prentice Hall India.
- 2. Carl Hamachar and Vranesic, Computer Organization, McGraw Hill.
- 3. John P. Hayes, Computer Architecture and Organization, TMH.
- 4. William stalling, Computer Organization and architecture, Pearson education.

NPTEL COUSES LINK

1. https://nptel.ac.in/courses/106/105/106105163/

QUIZ Link

1. https://www.sanfoundry.com/1000-computer-organization-architecturequestions-answers/

Assessment Methodology:

- 1. Two Midterm exams where student have to showcase subjective learning.
- 2. Final Exam (subjective paper) at the end of the semester.

For Techno India NJR Institute of Technology ज परिवाल Dr. Pankaj Kumar Porwa (Principal)

https://www.rtuonline.com



Time: 2 Hours

[To be converted as per scheme] Max. Marks: 65 Min. Marks: 23

Instructions to Candidates:

Attempt all five questions from Part A, four questions out of six questions from Part B and one questions out of three from Part C.

Schematic diagrams must be shown wherever necessary. Any data you feel missing may suitably be assumed and stated clearly. Units of quantities used /calculated must be stated clearly.

Use of following supporting material is permitted during examination. (Mentioned in form No. 205)

1. NIL

2. <u>NIL</u>

<u>PART – A</u>

(Answer should be given up to 25 words only)

All questions are compulsory

-Q1 Distinguish pipelining from parallelism.

O2 How overflow occur in Subtraction?

Q.3 Define Computers Architecture.

Q.4 Differentiate DRAM and SRAM.

0.5 What is meant by an interleaved memory?

For Techno India NJR Institute of Technology Const an ear of Dr. Pankaj Kumar Porwat (Principal)

https://www.rtuonline.com

[5×2=10]

PART - B

(Analytical/Problem solving questions)

[4×10=40]

Attempt any four questions

- Is there any difference between RISC & CISC computers? Explain.
- What is the advantage of pipelining? Explain instruction pipeline in detail.
- Q.3 Draw and explain the diagram of a DMA controller.
- What is need of Virtual Memory in the Computer System?
- Q.5 Describe the procedure for addition and subtraction for fixed point number. Explain by use of flowchart.
- Q.6 Explain various instruction formats.

PART – C

(Descriptive/Analytical/Problem Solving/Design Questions) [1×15=15] Attempt any one questions

Q.1 An address space is specified by 24 bits and the corresponding memory space by 16 bits -

- (i) How many words are there in the address space?
- (ii) How many words are there in the memory space?
- (iii) If a page consists of 2K words, how many pages and block are there in the system?
- Q.2 Explain the following terms with reference to Non Von Neumann machines.
 - (i) SISD

https://www.ituonline.com

- (ii) SIMD -
- (iii) MISD
- (iv) MIMD
- Q.3 What do you mean by parallel processing? Write the Flynn's classification of parallel processing.

For Techno India NJR Institute of Technology Const CT 201 col Dr. Pankaj Kumar Porwa (Principal)

For Techno India NJR Institute of Technology Can T Clear Co Dr. Pankaj Kumar Porwa (Principal)