

# **Techno India NJR Institute of Technology**

# Department of Electronics & Communication Engineering

B.Tech. VII Semester

Lab: VLSI Design Lab (7EC4-21)



# **RAJASTHAN TECHNICAL UNIVERSITY, KOTA**

Scheme & Syllabus

IV Year- VII & VIII Semester: B. Tech. (Electronics & Communication Engineering)

#### 7EC4-21: VLSI Design Lab

Max. Marks: 100(IA:60, ETE:40)

For Techno India NJR Institute of Technology

alzaion

**Credit:** OL+OT+4P

SN	Contents
1	Introduction: Objective, scope and outcome of the course.
PART-A	Step1 Write the VHDL/Verilog code using VHDL software for following
	experiment and simulate them.
	Step 2. Burn the Written code in Xilling Board and test the output with
	real input signal
1	Design and simulate all the logic gates with 2 inputs using
	VHDL/Verilog.
2	Design and simulate 2-to-4 decoder,3-to-8 encoder and 8X1 multiplexer
	using VHDL/Verilog.
3	Design and simulate half adder and full adder using VHDL (data flow
	method)/Verilog.
4	Design and simulate D, T and J-K flip flop using VHDL/Verilog.
5	Design a 4bit binary Asynchronous and synchronous counter. Obtain its
	number of gates, area, and speed and power dissipation.
6	Design a 4- bit Serial in-serial out shift register. Obtain its number of
	gates, area, and speed and power dissipation.
PART-B	Step-1 Design and simulate following experiment using ECAD software
	Viz. Mentor graphics, Orcade Pspice, Cadence etc.
	Step-2 Draw the layout (without any DRC error)of the schematic obtain
	in step 1 and obtain post layout simulation using appropriate ECAD
	software.
1	Design and simulate all the logic gates (NOT, NAND and NOR) with 2
	inputs in CMOS Technology.
2	Design and simulate $Y = AB$ (C+D), $Y = A+B(C+D)$ and 4X1 multiplexer
	using CMOS Technology.
3	Design and simulate half adder and full adder using CMOS Technology.
4	Design and simulate SR flip flop using CMOS Technology.
5	Design and Simulate any DRAM cell.

<u>un</u>J Kumar Pankai Scheme & Syllabus of 4<sup>th</sup> Year B. Tech. (EIC) for students admitted in Session 2017-18 or (Ringipal) Page 9 Office of Dean Academic Affairs Rajasthan Technical University, Kota

# ISE Quick Start Tutorial

# **Getting Started**

### Starting the ISE Software

For Windows users, start ISE from the Start menu by selecting:

Start \_ Programs \_ Xilinx ISE 7 \_ Project Navigator

The ISE Project Navigator opens. The Project Navigator lets you manage the sources and processes in your ISE project. All of the tasks in the Quick Start Tutorial are managed from within Project Navigator.

## Stopping and Restarting a Session

At any point during this tutorial you can stop your session and continue at a later time. To stop the session:

- Save all source files you have opened in other applications.
- Exit the software (ISE and other applications).

The current status of the ISE project is maintained when exiting the software.

To restart your session, start the ISE software again. ISE displays the contents and state of your project with the last saved changes.

## Accessing Help

At any time during the tutorial, you can access online help for additional information about a variety of topics and procedures in the ISE software as well as related tools. To open Help you may do either of the following:

- Press F1 to view Help for the specific tool or function that you have selected or highlighted.
- Launch the **ISE Help Contents** from the Help menu. It contains information about creating and maintaining your complete design flow in ISE.

# **Creating a New Project in ISE**

In this section, you will create a new ISE project. A project is a collection of all files necessary to create and to download a design to a selected FPGA or CPLD device.

To create a new project for this tutorial:

- 1. Select **File > New Project**. The New Project Wizard appears.
- 2. First, enter a location (directory path) for the new project.
- 3. Type **tutorial** in the Project Name field. When you type **tutorial** in the Project Name field, a tutorial subdirectory is created automatically in the directory path you selected.
- 4. Select **HDL** from the Top-Level Module Type list, indicating that the top-level file in your project will be HDL, rather than Schematic or EDIF.
- 5. Click **Next** to move to the project properties page.
- 6. Fill in the properties in the table as shown below Device Family: CoolRunner XPLA3 CPLDs Device: xcr3128xl Package: TQ144 Speed Grade: -7 Top-Level Module Type: HDL Synthesis Tool: XST (VHDL/Verilog) Simulator: ModelSim Generated Simulation Language: VHDL or Verilog, dependent to use when running behavioral simulation

Generated Simulation Language: VHDL or Verilog, depending on the language you want to use when running behavioral simulation. Dr. Pankaj Kumar Porwa' (Principal)

When the table is complete, your project properties should look like the following:

w Project	
Select the Device and Design Flow for the Project Property Name	Value
Device Family	CoolRunner XPLA3 CPLDs
Device	xcr3128xl
Package	TQ144
Speed Grade	-7
Top-Level Module Type	HDL
Synthesis Tool	XST (VHDL/Verilog)
Simulator	Modelsim
Generated Simulation Language	VHDL

7. Click **Next** to proceed to the Create New Source window in the New Project Wizard. At the end of the next section, your new project will be created.

# Creating an HDL Source

In this section, you will create a top-level HDL file for your design. Determine the language that you wish to use for the tutorial. Then, continue either to the "Creating a VHDL Source" section below.

New Source	×
Schematic  State Diagram  Test Bench Waveform  User Document  Verilog Module  Verilog Test Fixture  VHDL Library   VHDL Module  VHDL Package  VHDL Test Bench	File Name: andgate Location: C:\tutorial
< Back Next >	Cancel Help

This simple AND Gate design has two inputs: A and B. This design has one output called C

- 1. Click **New Source** in the New Project Wizard to add one new source to your project.
- 2. Select VHDL Module as the source type in the New Source dialog box.
- 3. Type in the file name **andgate**.
- 4. Verify that the Add to project checkbox is selected.
- 5. Click **Next**.
- 6. Define the ports for your VHDL source.

In the Port Name column, type the port names on three separate rows: **A**, **B** and **C**.

In the Direction column, indicate whether each port is an input, output, or inout. For A and B, select in from the list. For C, select on the rechnology list.

			2
gate avioral			
Direction	MSB	LSB	1^
in			
in 💌			
in			
out			
inout			
in			-
	avioral in in in out inout in in	avioral       Direction     MSB       in	avioral       Direction     MSB     LSB       in

- 7. Click **Next** in the Define VHDL Source dialog box.
- Click **Finish** in the New Source Information dialog box to complete the new source file template. 8.
- 9. Click **Next** in the New Project Wizard.
- Click Next again. 10.
- 11. Click **Finish** in the New Project Information dialog box.

ISE creates and displays the new project in the Sources in Project window and adds the andgate.vhd file to the project.

12. Double-click on the **andgate.vhd** file in the Sources in Project window to open the VHDL file in the ISE Text Editor.

The andgate.vhd file contains:

- Header information. 0
- Library declaration and use statements. 0
- Entity declaration for the counter and an empty architecture statement. 0
- 13. In the header section, fill in the following fields:

Design Name: andgate.vhd

Project Name: andgate

Target Device: xcr3128xl- TQ144

Description: This is the top level HDL file for an up/down counter.

Dependencies: None

*Note:* It is good design practice to fill in the header section in all source files.

- 14. Below the end process statement, enter the following line:  $C \ll A$  and  $B_i$
- 15. Save the file by selecting **File > Save**.

# Checking the Syntax of the New Counter Module

When the source files are complete, the next step is to check the syntax of the design. Syntax errors and typos can be found using this step.

- 1. Select the **counter** design source in the ISE Sources window to display the related processes in the Processes for Source window.
- 2. Click the "+" next to the Synthesize-XST process to expand the hierarchy.
- 3. Double-click the Check Syntax process.

When an ISE process completes, you will see a status indicator next to the process name.

- If the process completed successfully, a green check mark appears. •

A yellow exclamation point means that the process completed successfully, but some warnings occupied in the NJR Institute of Technology An orange question mark means the process is out of date and should be run again.

4. Look in the **Console** tab of the Transcript window and read the output and status messages produced by any process that you run.

*Caution!* You must correct any errors found in your source files. If you continue without valid syntax, you will not be able to simulate or synthesize your design.

# Simulation

1. Double click Launch ModelSim Simulator in the Process View window.



- 2. Right Click 'a' to open a context menu.
- 3. Select Force or Clock to add the signal.



4. Define the Clock or Force signal to load appropriate signal

M Define Clock	X
Clock Name	
sim:/andgate/a	
offset	Duty
	50
Period	Cancel
100	
Logic Values High: 1	Low: 0
First Ed Rising	lge I C Falling
	OK Cancel
· · · · · · · · · · · · · · · · · · ·	💵

5. Run the simulation by clicking the Run icon in the Main or Wave window toolbar.

ModelSim XE III/Starter 6.0a - Custom	Xilinx Version		
File Edit View Format Compile Simulate Ad	dd Tools Window Help		
📙 🗅 📂 🖬 🎒   🐰 🐚 🛍 😂 😂   🗛	s % 🗖 🛛 🕸 🕮 🗖	; 🌋 📔 🕇 🔋 🖺 🕅 100 ps 븆	
j 💽 🗓 i 🍳 🤤 🇱 🗲			
Workspace 🔤 🖬 🗷	Objects ===== # 2 ×	💼 wave - default	
Instance       Design unit	▼ Name	<ul> <li>✓ /andgate/a</li> <li>✓ /andgate/b</li> <li>✓ /andgate/c</li> </ul>	-No Data- -No Data- -No Data-
		Now	112847200 ps
		Cursor 1	0 ps
			<u> </u>
<u>•                                    </u>		0 ps to 1 ns	
👫 Library 🖉 sim 🖺 Files 🐇	4	📕 andgate.vhd 📰 wave	

6. Waveform can be observed in the wave window

i wave - default			C 16 28
We Edit View Disant Format Tools Windo			
SUS IBBA AX	TARGERS BRARN		*
S. Induinia			
Valgero 1	معالية مسالية مسالية مسالية وسناتها		
	هية ويرة ويرة يهية ويرة وي		VBOIDEN
Nov 112847200 pt	Contract of the second second second		N 10 Institute of Technology
Care 1 In	DT C		NUSAS MILLING
1 35 .	140	FORTECHNO	Tiadlor
0 pe to 2335 pe	Now 112,847,200 pt Deta 2	101	e jule
			TIGN SI LING PORVS
			Denkai Kumai ren
			Dr. Palinaj
			(DrinciDal)

- 7. Click the Run-All icon on the Main or Wave window toolbar. The simulation continues running until you execute a break command.
- 8. Click the Break icon. The simulation stops running.
- 9. To restart the simulation, click the Restart icon to reload the design elements and reset the simulation time to zero. The Restart dialog that appears

≣ŧ

gives you options on what to retain during the restart.



# **Assigning Pin Location**

A X	
Sources in Project:	18
Interial inc.	19
	20 library IEEE;
E xcr3128xi-/tq144	21 use IEEE.STD LOGIC 1164.ALL;
andgate-behavioral (andgate.vhd)	22 use IEEE.STD LOGIC ARITH.ALL;
	23 USE IEEE.STD LOGIC UNSIGNED.ALL:
	24
	25 Uncomment the following library declaration if instantiating
	26 any Xilinx primitives in this code.
	27 library UNISIM;
	28use UNISIM.VComponents.all;
📲 🕻 Module View 📘 🖬 Snapshot 🛛 🖺 Library View	29
	30 entity andgate is
× ×	31 Port (a,b ; in std logic;
Processes for Source: "andgate-behavioral"	32 c : out std logic);
Launch ModelSim Simulator	33 end andgate;
View Command Line Log File	34
View HDL Instantiation Template	35 architecture Behavioral of andgate is
🗄 🚽 🛄 User Constraints	36
🚽 🚽 🦣 Create Timing Constraints	37 begin
Assign Package Pins	38
Edit Constraints (Text)	39 c <= a and b;
🗄 🖸 Implement Design	40
Synthesize - XST	41 end Behavioral;
🚽 View Synthesis Report 💌	
Process View	V andgate

1. Double-click the **Assign Package Pins** process found in the User Constraints process group. ISE runs the Synthesis and Translate steps and automatically creates a User Constraints File (UCF). You will be prompted with the following message:

Xilinx P	roject Navigator
2	This process requires that an Implementation Constraint File (UCF) be added to the project and associated with the selected design module. Would you like Project Navigator to automatically create a UCF and add it to the project at this time? If you select "No" you will need to create or add an existing UCF to the project before running this process.
	Yes No India NJR Institut
	Forlections
	Dr. Pank

- 2. Click **Yes** to add the UCF file to your project. The counter.ucf file is added to your project and is visible in the Sources in Project window. The Xilinx Constraints Editor opens automatically.
- 3. Now the Xilinx Pinout and Area Constraints Editor (PACE) opens.
- 4. You can see your I/O Pins listed in the Design Object List window. Enter a pin location for each pin in the Loc column as specified below:

A: p90

B: p91

C: p53

5. Click on the **Package View** tab at the bottom of the window to see the pins you just added. Put your mouse over grid number to verify the pin assignment.

🗱 Xilin	x PAC	E - C:\t	utoria	ıl\andg	gate.	ucf															
File Edit	: View	IOBs	Tools	Windo	w He	elp															
]  🗅 🖨	; 🔒	6	ר 🛉	<b>بر</b> ا	<b>\?</b>	<u> </u> ] ि		ß	×		ABC	4					X	<b>⊇</b> , ⊕,	X	Q	¢
🖹 Desi	ign Br								×		Packa	ige P	ins for	хсгЗ	8128x	I-TQ1	44-7		[		
<b></b>	I/O Pin	8										000	1000000		- <b>-</b> -	00==20	000000	0000	00-		•
C Desi	<mark>ign Ob</mark> Name	oject Lis 170 Dire	st - 1/( ection	0 Pins Loc	Fun	ction B	llock	<b>_</b>				000000000							0 • 40 00 000 0		
a b C		Input Input Output		p90 p91 [p53 ▼	3 1			1 16				00 00 4 00 00 00			Тор'	√iew			000		
												000000	000400	00000			0000 <b>8</b> 0	00000	0000000		
<					)				>	I∕ ⊧	<sup>j</sup> ackage	: View	<i></i>			•					- - //

- 5. Select File \_ Save. You are prompted to select the bus delimiter type based on the synthesis tool you are using. Select XST Default
   > and click OK.
- 6. Close PACE.

For Techno India NJR Institute of Technology Gan J Clan Color Dr. Pankaj Kumar Porwa (Principal)

# **Creating Configuration Data**

The final phase in the software flow is to generate a program file and configure the device.

# Generating a Program File

The Program File is a encoded file that is the equivalent of the design in a form that can be downloaded into the CPLD device.

1. Double Click the Generate Programming File process located near the bottom of the Processes for Source window.

The Program File is created. It is written into a file called and gate. jed. This is the actual configuration data.

×		
Sources in Project:	18	
	19	
	20	library IEEE;
⊡	21	use IEEE.STD LOGIC 1164.ALL;
Indgate-behavioral (andgate.vhd)	22	use IEEE.STD LOGIC ARITH.ALL;
andgate.uct	23	use IEEE.STD LOGIC UNSIGNED.ALL;
	24	
	25	Uncomment the following library declaration if instantiating
	26	any Xilinx primitives in this code.
	27	library UNISIM;
	28	use UNISIM.VComponents.all;
📲 Module View 📘 🖬 Snapshot 🖣 Library View	29	•
	30	entity andgate is
	31	Port ( a,b : in std logic;
Processes for Source: "andgate-behavioral"	32	c : out std logic);
View Technology Schemati	33	end andgate;
Check Syntax	34	
⊡ <b>G</b> Translate	35	architecture Behavioral of andgate is
Translation Report	36	
⊟ <b>C</b> Fit	37	begin
Fitter Report	38	
🗄 🗠 😋 Generate Programming File	39	c<=a and b;
Configure Device (iMPACT)	40	
🕀 🚽 🛛 Optional Implementation Tools	41	end Behavioral;
▲		
Process View	<u>v</u>	andgate

# Configuring the Device

iMPACT is used to configure your FPGA or CPLD device. This is the last step in the design process. This section provides simple instructions for configuring a Spartan-3 xc3s200 device connected to your PC.

Note: Your board must be connected to your PC before proceeding. If the device on your board does not match the device assigned to the project, you will get errors. Please refer to the iMPACT Help for more information. To access the help, select Help > Help Topics.

To configure the device:

Click the "+" sign to expand the Generate Programming File processes. 1.



Double-click the Configure Device (iMPACT) process. iMPACT opens and the Configure Devices diate 2.

- 3. In the Configure Devices dialog box, verify that **Boundary-Scan Mode** is selected and click **Next**.
- 4. Verify that Automatically connect to cable and identify Boundary-Scan chain is selected and click Finish.



5. If you get a message saying that there was one device found, click **OK** to continue.



6. The iMPACT will now show the detected device, right click the device and select **New Configuration File.** 



7. The Assign New Configuration File dialog box appears. Assign a configuration file to each device in the JTAG chain. Select the

andgate.jed file and click **Open**.

- 8. Right-click on the counter device image, and select **Program...** to open the **Program Options** dialog box.
- 9. Click OK to program the device. ISE programs the device and displays Programming Succeeded if the operation was successful.
- 10. Close iMPACT without saving.

For Techno India NJR Institute of Technology Const Co

# ろろろ $( \mathbf{J} )$ Û ř

For Techno India NJR Institute of Technology Const Const Constitute Dr. Pankaj Kumar Porwal (Principal)

#### 1. VHDL CODE FOR FULL ADDER DATA FLOW:



#### 2. VHDL CODE FOR FULL ADDER STRUCTURAL:

library IEEE;							
use IEEE.STD_LOGIC_1164.ALL;							
use IEEE.STD_LOGIC_ARITH.ALL;							
use IEEE.STD_LOGIC_UNSIGNED.ALL;							
entity fa1 is							
Port ( a,b,cin : in STD_LOGIC;							
s,cout : out STD_LOGIC);							
end fa1;							
architecture struct of fa1 is							
component and 21							
<pre>port(a,b:in std_logic;</pre>	components, entity and architecture						
c:out std_logic);	must be declared separately						
end component;							
component xor21							
port(a,b:in std_logic;	components, entity and architecture						
c:out std_logic);	must be declared separately						
end component;							
component or31							
<pre>port(a,b:in std_logic;</pre>	components, entity and architecture						
d:out std_logic);	must be declared separately						
end component;							
signal s1,s2,s3:std_logic;							
begin							
u1:xor21 port map(a,b,s1);							
u2:xor21 port map(s1,cin,s);							
u3:and21 port map(a,b,s2);							
u4:and21 port map(s1,cin,s3);							
u6:or31 port map(s2,s3,cout);							
end struct;							

For Techno India NJR Institute of Technology Tign I Technology Dr. Pankaj Kumar Porwa (Principal)

#### 3. VHDL CODE FOR MULTIPLEXER (8:1):

INPU	TS			SELE	O/P								
d(7)	d(6)	d(5)	d(4)	d(3)	d(2)	d(1)	d(0)	s(2)	s(1)	s(0)	f		
Х	Х	Х	Х	Х	Х	Х	0	0	0	0	0		
Х	Х	Х	Х	Х	Х	Х	1	0	0	0	1		
Х	Х	Х	Х	Х	Х	0	Х	0	0	1	0		
Х	Х	Х	Х	Х	Х	1	Х	0	0	1	1		
Х	Х	Х	Х	Х	0	Х	Х	0	1	0	0		
Х	Х	Х	Х	Х	1	Х	Х	0	1	0	1		
Х	Х	Х	Х	0	Х	Х	Х	0	1	1	0		
Х	Х	Х	Х	1	Х	Х	Х	0	1	1	1		
Х	Х	Х	0	Х	Х	Х	Х	1	0	0	0		
Х	Х	Х	1	Х	Х	Х	Х	1	0	0	1		
Х	Х	0	Х	Х	Х	Х	Х	1	0	1	0		
Х	Х	1	Х	Х	Х	Х	Х	1	0	1	1		
Х	0	Х	Х	Х	Х	Х	Х	1	1	0	0		
Х	1	Х	Х	Х	Х	Х	Х	1	1	0	1		
0	Х	Х	Х	Х	Х	Х	Х	1	1	1	0		
1	Х	Х	Х	Х	Х	Х	Х	1	1	1	1		

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL; entity mux1 is Port (d:in STD\_LOGIC\_VECTOR (7 downto 0); s: in STD\_LOGIC\_VECTOR (2 downto 0); f:out STD\_LOGIC); end mux1; architecture Behavioral of mux1 is begin f<= d(0) when s="000" else d(1) when s="001" else d(2) when s="010" else d(3) when s="011" else d(4) when s="100" else d(5) when s="101" else

d(6) when s="110" else

d(7) when s="111";

end Behavioral;

For Techno India NJR Institute of Technology Can St Can St Can St Dr. Pankaj Kumar Porwa (Principal)

SELE	CT LII	NES	I/P		OUTPUT							
s(2)	s(1)	s(0)	f	d(7)	d(6)	d(5)	d(4)	d(3)	d(2)	d(1)	d(0)	
0	0	0	0	Х	Х	Х	Х	Х	Х	Х	0	
0	0	0	1	Х	Х	Х	Х	Х	Х	Х	1	
0	0	1	0	Х	Х	Х	Х	Х	Х	0	Х	
0	0	1	1	Х	Х	Х	Х	Х	Х	1	Х	
0	1	0	0	Х	Х	Х	Х	Х	0	Х	Х	
0	1	0	1	Х	Х	Х	Х	Х	1	Х	Х	
0	1	1	0	Х	Х	Х	Х	0	Х	Х	Х	
0	1	1	1	Х	Х	Х	Х	1	Х	Х	Х	
1	0	0	0	Х	Х	Х	0	Х	Х	Х	Х	
1	0	0	1	Х	Х	Х	1	Х	Х	Х	Х	
1	0	1	0	Х	Х	0	Х	Х	Х	Х	Х	
1	0	1	1	Х	Х	1	Х	Х	Х	Х	Х	
1	1	0	0	Х	0	Х	Х	Х	Х	Х	Х	
1	1	0	1	Х	1	Х	Х	Х	Х	Х	Х	
1	1	1	0	0	Х	Х	Х	Х	Х	Х	Х	
1	1	1	1	1	Х	Х	Х	Х	Х	Х	Х	

#### 4. VHDL CODE FOR Demultiplexer (1:8):

library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

entity dmux is
port(f:in std\_logic;
s:in std\_logic\_vector(2 downto 0);
y:out std\_logic\_vector(7 downto 0));
end demux;

architectural behavioral of dmux is begin

y(0)<=f when s="000"else'0'; y(1)<=f when s="001"else'0'; y(2)<=f when s="010"else'0'; y(3)<=f when s="011"else'0'; y(4)<=f when s="100"else'0'; y(5)<=f when s="101"else'0'; y(6)<=f when s="111"else'0';</pre>

end behavioral;

For Techno India NJR Institute of Technology Gen I and Contract I

#### 5. VHDL CODE FOR ENCODER WITHOUT PRIORITY (8:3):

SELE	CT LI	NES	OUTPUT								
s(2)	s(1)	s(0)	y(7)	y(6)	y(5)	y(4)	y(3)	Y(2)	y(1)	y(0)	
0	0	0	0	0	0	0	0	0	0	1	
0	0	1	0	0	0	0	0	0	1	0	
0	1	0	0	0	0	0	0	1	0	0	
0	1	1	0	0	0	0	1	0	0	0	
1	0	0	0	0	0	1	0	0	0	0	
1	0	1	0	0	1	0	0	0	0	0	
1	1	0	0	1	0	0	0	0	0	0	
1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

use IEEE.STD\_LOGIC\_ARITH.ALL;

use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

entity enco is

Port ( i : in STD\_LOGIC\_VECTOR (7 downto 0); y : out STD\_LOGIC\_VECTOR (2 downto 0));

end enco;

architecture Behavioral of enco is

begin

with i select y<="000" when "0000001", "001" when "0000010", "010" when "00000100", "011" when "00001000", "100" when "00100000", "101" when "01000000", "111" when others;

end Behavioral;



Department of E & C, SSIT, Tumkur.

#### 6. VHDL CODE FOR ENCODER WITH PRIORITY (8:3):

SELE	CT LI	NES	OUTPUT								
s(2)	s(1)	s(0)	y(7)	y(6)	y(5)	y(4)	y(3)	y(2)	y(1)	y(0)	
0	0	0	0	0	0	0	0	1	1	1	
0	0	1	0	0	0	0	0	1	1	0	
0	1	0	0	0	0	0	0	1	0	1	
0	1	1	0	0	0	0	0	0	0	1	
1	0	0	0	0	0	0	0	1	1	0	
1	0	1	0-	0	0	0	0	0	1	0	
1	1	0	0	0	0	0	0	1	0	0	
1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

use IEEE.STD\_LOGIC\_ARITH.ALL;

use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

entity enco1 is

Port (i: in STD\_LOGIC\_VECTOR (7 downto 0);

y: out STD\_LOGIC\_VECTOR (2 downto 0));

end enco1;

architecture Behavioral of enco1 is

begin

with i select y<="000" when "00000111", "001" when "00000110", "010" when "00000101", "011" when "00000010", "100" when "00000011", "110" when "00000001", "110" when others; end Behavioral;

> For Techno India NJR Institute of Technology Can St Can St Can St Dr. Pankaj Kumar Porwa (Principal)

#### 7. VHDL CODE FOR 3:8 DECODER:

SELE	CT LII	NES	OUTPUT								
s(2)	s(1)	s(0)	y(7)	y(6)	y(5)	y(4)	y(3)	y(2)	y(1)	y(0)	
0	0	0	0	0	0	0	0	0	0	1	
0	0	1	0	0	0	0	0	0	1	0	
0	1	0	0	0	0	0	0	1	0	0	
0	1	1	0	0	0	0	1	0	0	0	
1	0	0	0	0	0	1	0	0	0	0	
1	0	1	0	0	1	0	0	0	0	0	
1	1	0	0	1	0	0	0	0	0	0	
1	1	1	1	0	0	0	0	0	0	0	
Х	Х	Х	0	0	0	0	0	0	0	0	

```
library IEEE;
```

use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL; entity dec1 is Port (s: in STD\_LOGIC\_VECTOR (2 downto 0); y: out STD\_LOGIC\_VECTOR (7 downto 0)); end dec1; architecture Behavioral of dec1 is begin with sel select y<="00000001" when "000", "00000010" when "001", "00000100" when "010", "00001000" when "011", "00010000" when "100", "00100000" when "101", "01000000" when "110", "10000000" when "111",

"00000000" when others;

end Behavioral;

For Techno India NJR Institute of Technology Can St Can St Can St Dr. Pankaj Kumar Porwa (Principal)

#### 8. VHDL CODE FOR 2-bit comparator:

A1	A0	B1	B0	Y1 (A > B)	Y2 (A = B)	Y3 (A < B)
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL; entity comp is Port ( a,b : in STD\_LOGIC\_VECTOR (1 downto 0); y:out STD\_LOGIC\_VECTOR (2 downto 0)); end comp; architecture Behavioral of comp is begin y<= "100" when a>b else "001" when a<b else "010" when a=b;

end Behavioral;



#### 9. VHDL CODE FOR Binary to gray (USING EXOR GATES):

#### **CIRCUIT DIAGRAM:**



EXPRESSIONS:	
G(0)=B(0) ⊕	B(1)
G(1)=B(1)⊕	B(2)
G(2)=B(2) ⊕	B(3)
G(3)=B(3)	

Using EX-OR gates

	Inp	uts		Outputs				
B (3)	B (2)	B (1)	B (0)	G (3)	G (2)	G (1)	G (0)	
0	0	0	0	0	0	0	0	
0	0	0	1	0	0	0	1	
0	0	1	0	0	0	1	1	
0	0	1	1	0	0	1	0	
0	1	0	0	0	1	1	0	
0	1	0	1	0	1	1	1	
0	1	1	0	0	1	0	1	
0	1	1	1	0	1	0	0	
1	0	0	0	1	1	0	0	
1	0	0	1	1	1	0	1	
1	0	1	0	1	1	1	1	
1	0	1	1	1	1	1	0	
1	1	0	0	1	0	1	0	
1	1	0	1	1	0	1	1	
1	1	1	0	1	0	0	1	
1	1	1	1	1	0	0	0	

library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL; entity Binary\_Gray is port( b: in std\_logic\_vector(3 downto 0); --Binary Input g: out std\_logic\_vector(3 downto 0)); --Gray Output end binary\_gray; architecture behavioral of Binary\_gray is begin b(3)<= g(3);  $b(2) \le g(3) xor g(2);$ b(1)<= g(2) xor g(1); b(0)<= g(1) xor g(0); end behavioral;

For Techno India NJR Institute of Technology Gan J Clan Color Dr. Pankaj Kumar Porwa (Principal)

#### 10. VHDL CODE FOR GRAY TO BINARY:

#### CIRCUIT DIAGRAM:



#### EXPRESSIONS:

 $B(0)=G(0) \oplus G(1) \oplus G(2) \oplus G(3)$  $B(1)=G(1) \oplus G(2) \oplus G(3)$  $B(2)=G(2) \oplus G(3)$ B(1)=G(3)

Using EX-OR gates

INPU	Γ			OUTPUT					
G(3)	G(2)	G(1)	G(0)	B (3)	B (2)	B (1)	B (0)		
0	0	0	0	0	0	0	0		
0	0	0	1	0	0	0	1		
0	0	1	1	0	0	1	0		
0	0	1	0	0	0	1	1		
0	1	1	0	0	1	0	0		
0	1	1	1	0	1	0	1		
0	1	0	1	0	1	1	0		
0	1	0	0	0	1	1	1		
1	1	0	0	1	0	0	0		
1	1	0	1	1	0	0	1		
1	1	1	1	1	0	1	0		
1	1	1	0	1	0	1	1		
1	0	1	0	1	1	0	0		
1	0	1	1	1	1	0	1		
1	0	0	1	1	1	1	0		
1	0	0	0	1	1	1	1		

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

use IEEE.STD\_LOGIC\_ARITH.ALL;

use IEEE.STD LOGIC UNSIGNED.ALL;

entity gb1 is

Port (g:in STD\_LOGIC\_VECTOR (3 downto 0); b:out STD\_LOGIC\_VECTOR (3 downto 0));

```
end gb1;
```

architecture Behavioral of gb1 is

begin

b(3)<= g(3);

b(2)<= g(3) xor g(2);

b(1)<= g(3) xor g(2) xor g(1);

b(0)<= g(3) xor g(2) xor g(1) xor g(0);

end behavioral;

For Techno India NJR Institute of Technology Techof UI 2010 Dr. Pankaj Kumar Porwa (Principal)

#### 11. VHDL CODE FOR JK FLIP FLOP WITH ASYNCHRONOUS RESET: (Master Slave JK Flip-Flop)

Reset	J	К	Clock	Qn+1	$\overline{Qn+1}$	Status
1	Х	Х	Х	0	1	Reset
0	0	0	Ч	Qn	Qn	No Change
0	0	1	Г	0	1	Reset
0	1	0	Г	1	0	Set
0	1	1	Л	Qn	Qn	Toggle

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
        entity jkff1 is
          Port ( j,k,clk,reset : in STD_LOGIC;
              Q: inout STD_LOGIC);
        end jkff1;
architecture Behavioral of jkff1 is
        signal div:std_logic_vector(22 downto 0);
        signal clkd:std_logic;
begin
process(clk)
        begin
        if rising_edge(clk)then
        div<= div+1;
end if;
end process;
        clkd<=div(22);
process(clkd,reset)
begin
        if(reset='1')then
        Q<= '0';
        elsif(clkd'event and clkd='1')then
        if(j='0' and k='0')then
        Q<= Q;
        elsif(j='0' and k='1')then
        Q<= '0';
        elsif(j='1' and k='0')then
        Q<= '1';
        elsif(j='1' and k='1')then
        Q \le not Q;
end if;
end if;
end process;
end Behavioral;
```

For Techno India NJR Institute of Technology Transf Transford Dr. Pankaj Kumar Porwa (Principal)

#### 12. VHDL CODE FOR T FLIP FLOP:

Clear	Т	Clock	Qn+1	$\overline{Qn+1}$
1	0	0	0	$\overline{\mathbf{Qn}}$
0	1	Ч	$\overline{\mathbf{Qn}}$	Qn

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
        entity tff is
          Port ( t,clk,rst : in STD_LOGIC;
              q:inout STD_LOGIC);
        end tff;
architecture Behavioral of tff is
        signal div:std_logic_vector(22 downto 0);
        signal clkd:std_logic;
begin
process(clk)
begin
        if rising_edge(clk)then
        div<= div+1;
end if;
end process;
        clkd<=div(20);
process(clkd,rst)
begin
        if(rst='1')then
        q<='0';
        elsif (clkd'event and clkd='1' and t='1') then
        q \le not q;
        else q<=q;
end if;
end process;
end Behavioral;
```

For Techno India NJR Institute of Technology Transf Transford Dr. Pankaj Kumar Porwa (Principal)

#### 13. VHDL CODE FOR D FLIP FLOP:

Clear	D	Clock	Qn+1	$\overline{Qn+1}$
1	0	0	0	1
0	1	Ч	1	0

library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL; entity dff is Port ( d,res,clk : in STD\_LOGIC; q:out STD\_LOGIC); end dff; architecture Behavioral of dff is begin process(clk) begin if (res ='1')then q<='0'; elsif clk'event and clk='1' then q<=d; end if; end process; end Behavioral;



#### 14. ASYNCHRONOUS BINARY UP COUNTER:

3-bit Asynchronous up counter			
Clock	QC	QB	QA
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0
9	0	0	1



library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD LOGIC ARITH.ALL; use IEEE.STD LOGIC UNSIGNED.ALL; entity asybin1 is Port ( rs,clk : in STD\_LOGIC; q:inout STD\_LOGIC\_VECTOR (3 downto 0)); end asybin1; architecture Behavioral of asybin1 is signal div:std\_logic\_vector(22 downto 0); signal temp:STD\_LOGIC\_VECTOR (3 downto 0); signal clkd:std logic; begin process(clk) begin if rising\_edge(clk)then  $div \le div + 1;$ end if; end process; clkd<=div(22); process(clkd,rs) begin if(rs='1')then temp<=(others=>'0'); --for down counter temp=>"1111"; elsif(clkd='1' and clkd'event) then temp<=temp+1;</pre> --for down counter temp<= temp-1; q<= temp; end if; end process; end Behavioral;



#### 15. SYNCHRONOUS BINARY UP COUNTER:

3-bit Asynchronous up counter			
Clock	QC	QB	QA
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0
9	0	0	1



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
        entity synbicount is
          Port ( rs,clk : in STD_LOGIC;
             q:inout STD_LOGIC_VECTOR (3 downto 0));
        end synbicount;
architecture Behavioral of synbicount is
        signal div:std_logic_vector(22 downto 0);
       signal temp:STD_LOGIC_VECTOR (3 downto 0);
        signal clkd:std logic;
begin
process(clk)
begin
        if rising_edge(clk)then
        div \le div + 1;
        end if;
end process;
        clkd<=div(22);
process(clkd)
begin
        if(clkd='1' and clkd'event) then
       if(rs='1')then temp<=(others=>'0'); ---for down counter temp<="1111"
        else temp<=temp+1;
                                           --- for down counter temp<= temp-1;
        end if;
        q<= temp;
        end if;
end process;
end Behavioral;
```

For Techno India NJR Institute of Technology Tan J TIZALON Dr. Pankaj Kumar Porwa (Principal)

#### 16. BCD UP COUNTER:

Clock	QD	QC	QB	QA
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	0	0	0	0

library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL; entity bcdupcount is Port ( clk,rst : in STD\_LOGIC; q:inout STD\_LOGIC\_VECTOR (3 downto 0)); end bcdupcount; architecture Behavioral of bcdupcount is signal div:std\_logic\_vector(22 downto 0); signal clkd:std\_logic; begin process(clkd) begin if rising\_edge(clk)then  $div \le div + 1;$ end if; end process; clkd<=div(22); process(clkd,rst) begin if rst='0' or q="1010" then q<="0000"; elsif clkd'event and clkd='1' then q<=q+1; end if; end process; q<=q; end Behavioral;

> For Techno India NJR Institute of Technology Can St Can St Can St Dr. Pankaj Kumar Porwa (Principal)

#### 17. BCD DOWN COUNTER:

Clock	QD	QC	QB	QA
0	1	0	0	1
1	1	0	0	0
2	0	1	1	1
3	0	1	1	0
4	0	1	0	1
5	0	1	0	0
6	0	0	1	1
7	0	0	1	0
8	0	0	0	1
9	0	0	0	0

library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL; entity bcddowncounter1 is Port ( clk,rst : in STD\_LOGIC; q:inout STD\_LOGIC\_VECTOR (3 downto 0)); end bcddowncounter1; architecture Behavioral of bcddowncounter1 is signal div:std\_logic\_vector(22 downto 0); signal clkd:std\_logic; begin process(clkd) begin if rising\_edge(clk)then div<= div+1; end if; end process; clkd<=div(22); process(clkd,rst) begin if rst='0' or q="1111" then q<="1001"; elsif clkd'event and clkd='1' then q<=q-1; end if; end process; q<=q; end Behavioral;

> For Techno India NJR Institute of Technology Techof UI 2010 Dr. Pankaj Kumar Porwa (Principal)

#### 18. VHDL CODE FOR DC MOTOR INTERFACE

```
Library ieee;
Use ieee.std_logic_1164.all;
Use ieee.std_logic_unsigned.all;
Use ieee.std_logic_arith.all;
       Entity dcmotor is
       Port (start, dir, clk:in std logic;
               pwm_out:out std_logic;
               out_dc:out std_logic_vector(1 downto 0));
       end dcmotor;
architecture dcmotor a of dcmotor is
       signal clk1:std_logic;
       signal div:std_logic_vector (24 downto 0);
begin
process (clk,start)
begin
       if(start='0') then
       div<="0000000000000000000000000";
       elsif(clk' event and clk='1')then
       div<=div+1;
       end if;
       clk1<=div(19);
end process;
process(clk1)
begin
       if(clk1'event and clk='1')then
       if start='0' then
       out dc<="00";
       elsif start='1' and dir='1' then
       out dc<="10";
       pwm_out<='1';
       elsif start='1' and dir='0' then
       out_dc<="01";
       pwm_out<='1';
       end if;
       end if;
end process;
end dcmotor_a;
```

PINASSIGNIVIENT		
XC3128TQ144		
Connector	Device pin	Property
	128	Clk
P 18/6	6	Dir
P 18/13	14	Out_dc(0)
P 18/14	15	Out_dc(1)
P 18/11	11	Pwm_out
P 18/5	5	Start

XC2S100TQ144-5			
Connector	Device pin	Property	
	18	Clk	
P 18/6	44	Dir	
P 18/13	54	Out_dc(0)	
P 18/14	56	Out_dc(1)	
P 18/11	50	Pwm_out	
P 18/5	43	Start	

For Techno India NJR Institute of Technology Gran Start Dr. Pankaj Kumar Porwa' (Principal)

#### 19. VHDL CODE FOR STEPPER MOTOR INTERFACE

Library ieee;	lk<=dic(15);
Use ieee.std_logic_1164.all;	process(lk,rst,clkwise)
Use ieee.std_logic_unsigned.all;	begin
Use ieee.std_logic_arith.all;	if(rst='1')then
entity stm_st is	state<=s0;
port (clk:in std_logic; rst:in std_logic;	elsif lk'event and lk='1' then
out_stm:out std_logic_vector(3 downto 0));	if clkwise='0' then
end stm_st;	case state is
architecture stm_st_a of stm_st is	when s0=>state<=s1;
type state_type is (s0,s1,s2,s3);	when s1=>state<=s2;
signal state:state_type;	when s2=>state<=s3;
signal div:st_logic_vector(20 downto 0);	when s3=>state<=s0;
signal lk,clkwise,start:std_logic;	when others=>null;
begin	end case
process(clk,rst)	end if;
begin	end if;
if (rst='0') then	end process;
div<=(others=>'0');	with state select
elsif(clk'event and clk='1') then	out_stm<="0110" when s0,
div<=div+1;	"1010" when s1, "1001" when s2,
end if;	"0101" when s3;
end process;	End stm_st_a;

#### **PIN ASSIGNMENT**

XC3128TQ144			
Connector	Device pin	Property	
	128	Clk	
P 14/1	88	Dir	
P 15/1	132	Out_stm(0)	
P 15/2	131	Out_stm(1)	
P 15/3	121	Out_stm(2)	
P 15/4	120	Out_stm(3)	
	125	Rst	

XC2S100TQ144-5			
Connector	Device pin	Property	
	18	Clk	
P 18/5	43	Dir	
P 18/21	62	Out_stm(0)	
P 18/22	65	Out_stm(1)	
P 18/19	60	Out_stm(2)	
P 18/20	64	Out_stm(3)	
	86	Rst	

For Techno India NJR Institute of Technology Tign I al an Dr. Pankaj Kumar Porwa (Principal)

#### 20. VHDL CODE FOR SEVEN SEGMENT DISPLAY INTERFACE

```
Library ieee;
Use ieee.std_logic_1164.all;
Use ieee.std_logic_unsigned.all;
Use ieee.std_logic_arith.all;
        Entity mux disp is
       Port (clk:in std logic
                                                       ---4mhz
       Rst: in std logic;
       seg: out std_logic_vector(6 downto 0)
        base: out std logic vector(3 downto 0));
        end mux disp;
architecture mux_disp_arch of mux_disp is
       signal count : std_logic_vector(25 downto 0);
       signal base_cnt: std_logic_vector(1 downto 0);
       signal seg_cnt: std_logic_vector(3 downto 0);
begin
process(clk,rst)
begin
       if rst = '1' then
       count<=(others=>'0');
       elsif
       clk='1' and clk'event then
       count <= + '1';
end if:
end process;
       base_cnt<=count(12 downto11);</pre>
       seg_cnt<=count(25 downto 22);</pre>
Base<= "1110" when base cnt="00" else
       "1101" when base cnt="01" else
       "1011" when base cnt="10" else
       "0111" when base_cnt="11" else
       "1111";
Seg<= "0111111" when seg_cnt="0000" else
                                                      ---0
       "0000110" when seg_cnt="0001" else
                                                      ---1
                                                      ----2
       "1011011" when seg_cnt="0010" else
       "1001111" when seg_cnt="0011" else
                                                      ---3
       "1100110" when seg_cnt="0100" else
                                                      ---4
       "1101101" when seg_cnt="0101" else
                                                      ---5
       "1111101" when seg cnt="0110" else
                                                      ----6
       "0000111" when seg_cnt="0111" else
                                                      ---7
       "1111111" when seg cnt="1000" else
                                                      ---8
       "1100111" when seg cnt="1001" else
                                                      ---9
       "1110111" when seg_cnt="1010" else
                                                      ----A
       "1111100" when seg cnt="1011" else
                                                      ---B
       "0111001" when seg_cnt="1100" else
                                                      ----C
       "1011110" when seg_cnt="1101" else
                                                      ---D
       "1111001" when seg_cnt="1110" else
                                                      ---E
                                                 For Techno India NJR Institute of Technology
       "1110001" when seg_cnt="0000" else
       "0000000";
        End mux_disp_arch;
```

#### 21. VHDL CODE FOR RELAY INTERFACE

Library ieee; Use ieee.std\_logic\_1164.all; Use ieee.std\_logic\_unsigned.all; Use ieee.std\_logic\_arith.all; Entity relay is Port (sw : in std\_logic; Rl1,led : out std\_logic); End realy; Architecture behavioral of relay is Begin Rl1 <= ws; Led <= sw; End behavioral;

#### PIN ASSIGNMENT

XC3128TQ144		
Connector	Device pin	Property
P 18/3	41	Sw
P 18/5	43	RI1
P 18/21	62	Led

XC2S100TQ144-5			
Connector	Device pin	Property	
P 18/3	1	Sw	
P 18/5	5	RI1	
P 18/21	23	Led	

For Techno India NJR Institute of Technology Techof UT20100 Dr. Pankaj Kumar Porwa (Principal)

#### 22. VHDL CODE FOR MULTIPLEXER (4:1)(STRUCTURAL):



library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD LOGIC UNSIGNED.ALL; entity mux is Port (i0,i1,i2,i3,s0,s1 : in STD\_LOGIC; y:out STD\_LOGIC); end mux; architecture struct of mux is component and 1 port (l,m,u:in std\_logic;n:out std\_logic); end component; component or1 port (o,p,x,y:in std\_logic;q:out std\_logic); end component; component not1 port (r:in std\_logic;s:out std\_logic); end component; signal s2,s3,s4,s5,s6,s7:std\_logic; begin u1:and1 port map(i0,s2,s3,s4); u2:and1 port map(i1,s2,s1,s5);

> u3:and1 port map(i2,s0,s3,s6); u4:and1 port map(i3,s0,s1,s7); u5:not1 port map(s0,s2); u6:not1 port map(s1,s3); u7:or1 port map(s4,s5,s6,s7,y);

end struct;

----components, entity and architecture --- must be declared separately

----components, entity and architecture --- must be declared separately

----components, entity and architecture --- must be declared separately

> For Techno India NJR Institute of Technology Tan J and A Dr. Pankaj Kumar Porwa (Principal)

#### 23. VHDL CODE FOR BINARY TO GRAY (Structural):



For Techno India NJR Institute of Technology Can St UI 2 at CA Dr. Pankaj Kumar Porwa (Principal)

#### 24. VHDL CODE FOR GRAY TO BINARY (Structural):



Using EX-OR gates

library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD LOGIC ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL; entity gb is Port ( g : in STD\_LOGIC\_VECTOR (3 downto 0); b:out STD\_LOGIC\_VECTOR (3 downto 0)); end gb; architecture struct of gb is component xor1 port(a,b:in std\_logic; ----components, entity and architecture c:out std\_logic); --- must be declared separately end component; component and 1 port(d, e:in std\_logic; ----components, entity and architecture f:out std\_logic); --- must be declared separately end component; component xor12 port(g,h,i:in std logic; ----components, entity and architecture --- must be declared separately k:out std logic); end component; component xor13 port(l,m,n,o:in std\_logic; ----components, entity and architecture p:out std\_logic); --- must be declared separately end component; begin u1:and1 port map(g(3),g(3),b(3)); u2:xor1 port map(g(3),g(2),b(2)); u3:xor12 port map(g(3),g(2),g(1),b(1)); u4:xor13 port map(g(3),g(2),g(1),g(0),b(0)); end struct;

For Techno India NJR Institute of Technology Technol Dr. Pankaj Kumar Porwa (Principal)
#### 25. VHDL CODE FOR DECODER (Structural):



For Techno India NJR Institute of Technology Tign I al al an Dr. Pankaj Kumar Porwa (Principal)

#### 26. VHDL CODE FOR D FLIP FLOP (Structural):



#### 27. VHDL CODE FOR JK FLIP FLOP (Structural):



#### 28. VHDL CODE FOR T FLIP FLOP (Structural):



#### 29. <u>1 BIT COMPARATOR (structural):</u>



library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL; entity comp is Port (a,b: in STD LOGIC; y: out STD LOGIC VECTOR (2 downto 0)); end comp; architecture struct of comp is component and 1 port(l,m:in std logic; ----components, entity and architecture n:out std logic); --- must be declared separately end component; component xnor1 is port(p,q:in std\_logic; ----components, entity and architecture r:out std\_logic); --- must be declared separately end component; component notgate1 is port(s:in std logic; ----components, entity and architecture t:out std logic); --- must be declared separately end component; signal s1,s2:std\_logic; begin u1:and1 port map(a,s2,y(0)); u2:and1 port map(s1,b,y(1)); u3:xnor1 port map(a,b,y(2)); u4:notgate1 port map(a,s1); u5:notgate1 port map(b,s2); end struct;

> For Techno India NJR Institute of Technology Tign I and Antipart I and Antipart Dr. Pankaj Kumar Porwa (Principal)

# Lab-01 Schematic

# "Introduction to DSCH and a Simple Gate Implementation in DSCH"

# 1. Objective

In this lab students will be introduced to a schematic based EDA tool "DSCH" and the introduction will be accompanied with an implementation of simple Gate at Gate level and at CMOS switch level. The tool used in this lab is DSCH. The goals for this Lab are:

- Familiarity and Hands on Example using the tool.
- Schematic Design in using the tool.
- Schematic Design Verification.
- Simulation of the design

# 2. Theory (NOR Gate)

As per discussion and design on white board in the Lab, a NOR gate can be implemented using four FETS i.e. two pFETs and two nFETs as the inputs of the gate is two. pFETs are connected in series while nFETs are connected in parallel, Vdd is supplied to the series combination of pFETs while the parallel combination of nFETs is grounded. Inputs a & b are applied to the gate terminals of all FETs, and the output f is obtained from the common junction of these parallel and series combinations as illustrated in NOR circuit under the heading of Circuit

# 3. Block Diagram and Logic Diagram

• Symbol, Truth Table and CMOS circuit of NOR Gate

# 4. Lab Instructions

a) Open the **DSCH** by double clicking it located in the installed directory of **dsch2-7** 

dsch2

Dsch2 The following Screen will be appeared

For Techno India NJR Institute of Technology Transf Transf Dr. Pankaj Kumar Porwa (Principal)

📆 Dsul	h2 - e	кашир	le -																				_	<u>5 ×</u>
Fle D	dt T-	serr	Vie <i>n</i>	Simu	ate	lep																		
D 🖡	<b>.</b> 🕽	•		<b>(•</b> )	<u></u>	2	™	T <del>.</del> )	$\bigcirc$	)(4	)(	)@		ବ୍ ୧	<u>X</u>	-) ( <del>1-2</del>	)	€‡	۱.					
Cut		Cup	8	м	070				Li	пе	Rur	1	Si te	nula		V	iew lectr	ical	nat		Symb asc	al libra Adv	any 🔽 Enced	
					P	lips	entar	•						20	m							2.	Ŷ	$ \cdot \rangle$
						•	Ver	tral		Add	Cun	melu	NT .	B	uton	8	•				<u>m</u> •	÷.	₿	• <b>\</b>
•							Fhy	p.s		b/w	line	5								1	⊳	*	Þ	
																					Ð	Ð	耤	
																					<1	₽	₽ ≫	
																					⊳	Þ	÷	
																					- 3)>	De	2	
																							Ū	1
																			÷.,	$\wedge$	⊉)	£a⊩	тр-	
																					Υ <sup>Ξ</sup>			
																							/	
																								•
ieadv																				DMC:	s I. 124	n <sup>:</sup> rom	' defeuit i	iec'
🕂 Sta	rt	<u>)</u>	9	35	۲	м	🚺 Ds		La.		sec	1 🖪	5d	10 d	s	<u>-</u>	al	🗐 ដ	a.	1 u	r	<b>1</b> 0	🧿 7:5	3 PM

Figure 1.1 Main Window DSCH

b) Select the foundry using the command **File > Select Foundry** 

📷 Dsch2 - example																	
File Edit Insert View Simulate Help	P																
New		3	]□	H	A	٦	-•		• 1	🗄 all	• •	Q	1	<u>♦</u> ₽ ØC	•	<b>\$</b> +	
Open F3								•		•	•	-	-		•		
Save F2																	
Save As																	
Select Foundry																	
Make Verilog File																	
Generate SPICE File Ctrl+G																	
D Schema to new symbol Properties																	
Monochrome/Color F5																	
Print Schema																	

Figure 1.2 Select Foundry Window

c) Select 0.25-micron process by selecting "cmos025.tec" file. Click Astheted Technology continue. For Technologian Technology Dr. Pankaj Kumar Porwa (Principal)

		and the second			•	•	
	Select foundr	y file		? ×			
	Look in: 🗀	dschv2·7	- 🛨 🛨	* <b>III</b> •			
	<b>Html</b>	cmcs025.tec					
	cmos06.ted	🔤 default.tec					
• •	cmos08.tec	:					
· ·	cmos012.te	90 90					
• •							
	I						
•	File name:	cnos025		Open			
•	Files of type:	Technology file (*.TEC)	•	Cancel			

Figure 1.3 Select Foundry File

- d) Save the design as "Lab05" using the command File > Save as.
- e) Open a schematic design using the command Insert > Another Schema (.SCH).

🛗 D	sch2 ·	E:\Eng. Softwares\Microwind Complete\dschv2-7\Lab05.s	sch				
Fie	Edit	Insert View Simulate Help					
Þ		User Symbol (.SYM) Another Screepe (.SCH)	I	ગ્રા લ્	२ 🏒 🏭	- ∢\$⊁	
•	•	E:\Eng. 5oftwares\Microwind Complete\dschv2-7\sym2.sym					

Figure 1.4 Insert Schematics

Select "NOR2\_Cir.sch" click on Open tab to open the schematic. The following schematic of half adder will be open. Analyze the schematic carefully, especially the connecting wires.

f) Click on the **Run** Tab on the Tool bar menu to start the simulation or using the command **Simulate > Start Simulation**.

For Techno India NJR Institute of Technology Transf Transf Dr. Pankaj Kumar Porwa (Principal)

File	Edit	Insert	View	Simula	ate	Help																		
Ð	2	1 <b>1</b> 1	7	ð	ď	<b>B</b>	3 <mark>8</mark>	0	븜	A	٦	-•	•	₩	all	Θ,	Q	Ľ	44) 00	4	÷			
																					Symbo	l libra	агу 📘	×
																					Basic	Adv	anced	
														4	<u>× .</u>							L	4	
													i e	_								-	_	
						· _						-	d		₩=2  =C `	Ou . Sui						<b>-</b>	E	
															L-L.	20					₽	∜⊳	₽	
													٦Ľ		vi vi≓2	Llu	<u>_</u>				$[-\infty_{1,1}]$	Ð	⊞∎ŧ	
													٩L		L=C.	2u	딮					~	~	
												+		<b>-</b>							₽	₽	ᅶ	
					Ī		1		- W	'=1 I	i E	_ ר			VV=1	1 lu					Ì٢	Ð	Ð⊢	
					Ŀ	_J <sub>i</sub>	r2			-0.12	216	l n'i			Ļ-C.′	2u					Эĩн	J)o	ព្រ	
									1					T.							7.6-	~	-	
								- H	77 -					an							ΗC	-14	Щ.	

Figure 1.5 Working with DSCH



Figure 1.6 Simulating the Circuit

- g) Check for different input combinations by using mouse click on the inputs buttons to be on or off. Like in the above diagram the inputs in1 and in2 is "0" on as indicated while the output out1 on as indicated by red color.
- h) Now we will make the above schematics manually. Delete the existing diagram by selecting the **Cut** command button from the icon menu bar and then select the whole diagram.
- i) Click on the pMOS and nMOS symbol button in the Symbol Library and throg Technology the schematic design areas as indicated in the figure For Technology Transformer of Technology Or Pankaj Kumar Porway (Principal)

Symbol library × Bast: Advancet Bast: Advancet レンレー レンレー レンレー レンレー レンレー レンレー レンレー レンレ							 	 												
Basic Advanced ・ Advanced ・ ・ や や や や や や や や や や や や や																	Symb	ol libra	ary 🗵	1
																	Rash		l koogo	
																•	Dasis		ances [	1.1
																1	$\bigcirc$		$\sim$	
																1		1		
																1	mm.			
																1		(F)	<b>L</b>	
																1	a1	No	-1	
																1	~~		V	
																1	D-	Ð	⊞	
																	12	V		
																1	Dr	Dr	<u>٦</u> ۲-	11
																	~	~	2.2	
																	Ď	Ð	Ĵ۲-	
																		Ĩ	-	
																	الله ا	)))>	Ø	
																			_	
																	44	<b>(</b> ⊲¢ ]	)@	
																	$\sim$	$\sim$	-	1.
																	_₽	⊉}	12- 12-	

Figure 1.7 Symbol Library

Similarly complete the half adder schematic by adding and gate from symbol library and input buttons and output lights at the respective nodes from the symbol library as given in the following figure. Also add a name to your schematic for evaluation purpose.

j) You can view the Timing diagram by clicking on Timing Diagram command button on the icon bar.



Figure 1.8 Timing Diagram

- k) Save the design.
- 1) Explore the Schema to new symbol, Make Verilog File, Generate Spice netlist in the File menu, delays of each symbol and the Advanced Tab in the symbol library

For Techno India NJR Institute of Technology Technol United States Dr. Pankaj Kumar Porwa (Principal)

# 5. Lab Report

- Give a short description of the contents of the lab
- Include block diagram/diagrams of your design in the lab report
- Describe your design approach and explain the working of each the schematic
- Include schematic of your design Include the test bench module in your design that must include at least six test inputs
- Include the results in your report
- Only follow the provided cover page format.



# Lab-02 Layout

# "Introduction to MicroWind and Analysis of MOSFETs"

### 1. Objective

In this lab students will be introduced to a Layout based EDA tool "MicroWind" and the introduction will be accompanied with analysis of MOS transistors. The tool used in this lab is MicroWind. The goals for this Lab are:

- Familiarity and Hands on Example using the tool.
- Layout Design using the tool.
- Study of MOSFET Characteristics.
- Analog Simulation of MOSFETs.

#### 2. Theory

#### 2.1. MOSFET

The Metal Oxide Semiconductor Field Effect Transistor is very important part of Digital Integrated Circuits. It is mostly used as switch in digital design. MOSFET is a four terminal device. The voltage applied to the gate terminal determine the current flow between drain and source terminals. The body/substrate of the transistor is the fourth terminal. Mostly the fourth terminal (body/substrate) of the device is connected to dc supply that is identical for all devices of the same type (GND fro nMOS and Vdd for pMOS). Usually this terminal is not shown on the schematics.

#### 2.2. nMOS

The nMOS transistor consists of n+ drain and source diffusion regions, which are embedded in a p-type substrate. The electrons in the channel beneath the gate between source and drain terminal are responsible for the current flow.

#### 2.3. pMOS

The pMOS transistor consists of p+ drain and source diffusion regions, which are embedded in an n-type substrate. The holes in the channel beneath the gate between source and drain terminal are responsible for the current flow.

#### **2.4. CMOS**

The CMOS (Complementary MOS) consist of both p-type and n-type MOS. The advantage of CMOS is its low power design due to its Static behavior.

# 3. Design/ Diagram/Circuit

For Techno India NJR Institute of Technology Tign I al al an Dr. Pankaj Kumar Porwa (Principal)



Figure 2.1 NMOS Symbol

# 4. Lab Instructions

a) Open the Microwind2 by double clicking it located in the installed directory of dsch2-7



Microwind2

The following screen will be appeared



📅 Dsch2 - example											
File Edit Insert View	Simulate Help										
New		3 10	믐	A l	-4	▶ ≣	III all	θΘ	기⁄_ 🞎	- + ≜	•
Open	F3			N			· · · ·		i Hi Me		
Save	F2										
Save As											
Select Foundry											
Make Verilog File											
Generate SPICE File	Ctrl+G										
🖈 Schema to new symbol	I										
Properties											
Monochrome/Color	F5										
Print Schema		· ·									

Figure 2.3 Select Foundry Window in MicroWind

c) Select 0.25-micron process by selecting "cmos025.tec" file. Click Open tab to continue.

		-		_ L
5 ambda	Upen? X			2
0.300µm	Lock in: 🛅 mic uwindv2-7 💿 🛨 🖻 📫 🎫 🔹	ľ	₩ ■ + •••• ••	r
	Huni 🔤 unos025.rul 📧 suiC12.rul		≵ ≵ # ՈՂՂ ՙ ൚	<u>Þ</u>
	ା mos03.rul ା ସା mos035.rul ସା mos03.rul ା ସା mos50.rul		Options 🔀	
	cmos012 rul a cmos7)n.rul		Metal 6 🔛	н.
	🗐 cmos12.rul 🔄 cmos90n.rul		Meta 5 📃	⊷n.
	i cmosora rui i i i deraut.rui		Metcl 4 🧱	н.
			Meta 3 🛛 🖉	њи.
	File name: cmos025 0pen		Meta 2	• •
			Metal 1	н-н
	Hiles of type: Rule File (*.RUL)		Polysilicon 2 🔣	њи.

Figure 2.4 Foundry Selection Window MicroWind

- d) Save the design as "Lab02" using the command File > Save as.
- e) Create an nMOS by using the nMOS generator button in the Palate

For Techno India NJR Institute of Technology Transf Transford Dr. Pankaj Kumar Porwa (Principal)



Figure 2.4 Layout Generator MicroWind

You can set the width and length of MOS by typing in the fields **Width MOS and Length MOS** either in micron or in lambda units as indicated in the above figure.

f) Click on Generate Device Tab to generate the device.



Figure 2.5 NMOS Symbol in MicroWind

**g**) Apply the voltages and output node using the symbol buttons Vdd, Gnd, Add a Pulse, and Visible node in the Palate menu, as indicated in the following figure. You can use the **Stretch/Move** command button for these actions.

For Techno India NJR Institute of Technology Tan J TIZAL CH Dr. Pankaj Kumar Porwa (Principal)

🖻 🕻	3	1	r I	9 🖗	€	€	<mark>ill</mark>	12-		2.19 🥊	e 11	뭁	A 🗄	6	1	.∢‡	💊 Paletto	2	×
5 larrbo ⊢l	а.																		<b>~</b> ~
0.62¢µr	ר									_ <b>`</b> (	Dut -					•	<b>€</b>		ē
																	Options	X	·
								$\bowtie$		$\bowtie$							Melal 6	<b>III</b>	6-m 4
									л'н	,							Metal 5 Metal 4		~~~
								<u>Vs</u> :	<u> </u>								Metal 3		6-m
																	Metal 2		¢
			•	•	•	•					•		•	•	•	•	Metal 1		2

Figure 2.5 Applying Input to NMOS

h) Click on the Run Tab on the Tool bar menu to start the simulation or using the command Simulate > Run Simulation.



Figure 2.6 Timing Diagram in MicroWind

i) Now apply the Vdd to the n+ diffusion or drain terminal instead of Vss, run the Simulation again

For Techno India NJR Institute of Technology Transf Transford Dr. Pankaj Kumar Porwa (Principal)



Figure 2.7 NMOS in MicroWind



Figure 2.8 Analysis of NMOS in MicroWind

Analyze the simulation waveform, use different values of voltages for Vdd by double clicking on it and set the voltage level. Now we will make the above schematics.

**j**) Now increase the width of nMOS either by using the stretch command for the previous layout, by generating again the nMOS with significantly (5 to 10 times more) increased width, or by using manual layout from the Palate menu. In the below figure it is 50 (lambda) or  $6.250\mu$  m, and run the simulation again, analyze the effect of width on the propagation delay.

For Techno India NJR Institute of Technology Gan St Gan St Gan St Dr. Pankaj Kumar Porwai (Principal)

€ lambda	•	•	•	•			Ľ.	•	•	•	• •	•	•	🔷 Palette		×
C.625µm														📮 🕒 😫		Q.
					 0.625		-		If					📶 🗄 🗧	•W• -	n.
					0 0 3									± ± .лг.	n <i>n</i> e	<b>.</b>
					· -			1						Orrigos		
					• 10									Me al 6	E E	
					· -			1.1						Metal 5		
					· 20									Metal 4		
					·			1						Metal 3		~~ ·
					· 30-									Metal 2		<u>۱</u>
														Metal 1		~
					- 40 -									Polysiicon (	2 📫	₽~4
					. 1	. 🖂		52						Contact	$\square$	۰.,
					1									Polysilcon		* *
					6. 6	25)µ	10							P- Diffusion		¢,
					· ·	<u>vd</u>	<u>d+</u>							N- Diffusion		ò

Figure 2.9 Changed Width of NMOS MicroWind



Figure 2.10 Response of NMOS after changing its width

Similarly the nMOS can be analyzed using different widths and different input voltages.

**k**) Save the design.

For Techno India NJR Institute of Technology Tan J Tan J Dr. Pankaj Kumar Porwai (Principal)

The characteristics of the pMOS are similar to the nMOS. Design the pMOS Layout and analyzed in the similar way as nMOS Explore the Simulation Graphs. Explore different device parameters and the commands in the drop down menus.

#### 4. Lab Report

- Give a short description of the contents of the lab
- Include block diagram/diagrams of your design in the lab report
- Describe your layout design approach parameters and explain the effects of each the parameter
- Include layout of your design I
- Include the results in timing waveform format in your report
- Only follow the provided cover page format.

SR.	Width of	Drain term	Input	Propagation	Output	Current
#	nMOS	voltage	Voltage Level	Delay	voltage Level	$I_{D}$
1	10.2	17	2.5		Level	
1	10 A	V <sub>SS</sub>	2.5V			
2			0.5v			
3			1.5v			
4			5.5v			
5		$V_{DD}$	2.5v			
6		22	0.5v			
7			1.5v			
8			5.5v			
9	50 <i>λ</i>	$V_{ss}$	2.5v			
10		55	0.5v			
11			1.5v			
12			5.5v			
13		$V_{DD}$	2.5v			
14		20	0.5v			
15			1.5v			
16			5.5v			

#### 5. Simulation Anlysis (Include in your Lab Report)

You can increase the table and also the entries for in depth analysis.

A properly presented in depth analysis with graph based on the table entries will be highly appreciated.

Discuss the Effects of width design parameter of the MOS devices on their behaviorechnology

For Techno India NJR Institute of NJR Institute of 1000 Tigh J Dr. Pankaj Kumar Porwa (Principal)

# Lab-03

# "MOS Device Characteristics CMOS Layout Simulation and Parametric Analysis"

#### 1. Objectives

To become acquainted with MOS device characteristics and full custom design by using Micro Wind tools. This lab consists of three parts. Part I is to analyse NMOS and PMOS devices. Part II is to draw a layout of the gate for the logic function y=a. (b+c).Part III is to simulate this layout and do its parametric analysis.

#### 2.Theory

#### 2.1 The MOS device

The n-channel MOS is built using polysilicon as the gate material and N+ diffusion to make the source and drain. The p-channel MOS is built using polysilicon as the gate material and P+ diffusion to make the source and drain.



Figure 3.1 NMOS and PMOS Symbols

#### 2.2 The MOS Model

In this lab, the model 3 is employed. For the evaluation of the current **Ids** as a function of **Vd**, **Vg** and **Vs** between Drain and Source, we use the equations on page 16 and 17 in the manual of Micro Wind. The equations are derived from Model 1 and take into account a set of physical limitations in a semi-empirical way.

For Techno India NJR Institute of Technology Transf Transf Dr. Pankaj Kumar Porwa (Principal)

# 3. Labs

### 3.1 Part I: MOS Device Characteristics (30 minutes)

> *Double click the icon "Micro Wind"* The Micro Wind window pops up.

### File>Select foundry>

An "**Open**" window pops up. Select "**cmos025.rul**" and push "**open**" button. In this lab, we use 0.25um CMOS technology.

#### Simulate>MOS characteristics>

A "**MOS Viewer**" window pops up. In this window, we will analyse the characteristics of MOS devices.

Select "**NMOS**" (lower right), "**level3**" (upper right), "**W=10um L=10um**", "**Id vs.Vd**". Push the button "**Draw Curve**", the display window displays several curves. Find the Ids value with Vgs = 2V and Vds = 2V and fill it into table 1.

Select "NMOS" (lower right), "level3" (upper right), "W=0.60um L=10um", "Id vs.Vd". Push the button "Draw Curve", the display window displays several curves. Find the Ids value with Vgs = 2V and Vds = 2V and fill it into table 1.

Select "**NMOS**" (lower right), "**level3**" (upper right), "**W=10um L=0.30um**", "**Id vs.Vd**". Push the button "**Draw Curve**", the display window displays several curves. Find the Ids value with Vgs = 2V and Vds = 2V and fill it into table 1.

Select "**NMOS**" (lower right), "**level3**" (upper right), "**W=0.60um L=0.30um**", "**Id vs.Vd**". Push the button "**Draw Curve**", the display window displays several curves. Find the Ids value with Vgs = 2V and Vds = 2V and fill it into table 1. From this part, we can conclude that:

For Techno India NJR Institute of Technology Gan J Clan Color Dr. Pankaj Kumar Porwat (Principal)

If W <u>incr</u> If L incre	<u>eases</u> (L, Vds, V ases (W, Vds, V	√gs are fixed), √gs are fixed).	then Ids then Ids	
If Vds ind	creases (W, L, V	/gs are fixed),	then Ids	
If Vgs <u>inc</u>	creases (W, L, V	/ds are fixed),	then Ids	
TABLE 1.	NMOS			
W	L	Vgs	Vds	Ids
10um	10um	$2\tilde{V}$	2V	

Toum	Toum	2 V	2 <b>v</b>
0.6um	10um	2V	2V
10um	0.3um	2V	2V
0.6um	0.3um	2V	2V

Select "**PMOS**" (lower right), "**level3**" (upper right), "**W=10um L=10um**", "**Id vs.Vd**". Push the button "**Draw Curve**", the display window displays several curves. Find the Ids value with Vgs = -2V and |Vds| = 2V and fill it into table 2.

Select "**PMOS**" (lower right), "**level3**" (upper right), "**W=0.60um L=10um**", "**Id vs.Vd**". Push the button "**Draw Curve**", the display window displays several curves.

Find the Ids value with Vgs = -2V and |Vds| = 2V and fill it into table 2. Select "**PMOS**" (lower right), "**level3**" (upper right), "**W=10um L=0.30um**", "**Id vs.Vd**". Push the button "**Draw Curve**", the display window displays several curves.

Find the Ids value with Vgs = -2V and |Vds| = 2V and fill it into table 2. Select "**PMOS**" (lower right), "**level3**" (upper right), "**W=0.60um L=0.30um**", "**Id vs.Vd**". Push the button "**Draw Curve**", the display window displays several curves.

Find the Ids value with Vgs = -2V and |Vds| = 2V and fill it into table 2. From this part, we can conclude that

if W <u>increases</u> (L, Vds, Vgs are fixed), then |Ids|\_\_\_\_\_\_ if L <u>increases</u> (W, Vds, Vgs are fixed), then |Ids|\_\_\_\_\_\_ if |Vds| <u>increases</u> (W, L, Vgs are fixed), then |Ids|\_\_\_\_\_\_ if |Vgs| <u>increases</u> (W, L, Vds are fixed), then |Ids|\_\_\_\_\_\_

# TABLE 2. PMOS

W	L	Vgs	Vds	Ids
10um	10um	-2V	2V	
0.6um	10um	-2V	2V	
10um	0.3um	-2V	2V	
0.6um	0.3um	-2V	2V	

Push"OK" to close the simulation window.

# 3.2 PART II: Layout and Design Rule Checker

# Note: If you can finish the layout, please go ahead to PART III and use your layout to do the simulation and parametric analysis in PART III.

Figure 1 gives a schematic of the gate for the logic function y=/a.(b+c).



Figure 3.2 Schematics of y=[a.(b+c)]'

For Techno India NJR Institute of Technology Gan St Car St Car Car Dr. Pankaj Kumar Porwa (Principal)

# According to this schematic please work out your layout.

#### Begin to draw your layout with Micro wind layout editor.

When you **finish** the layout, please check your layout:

#### Analysis > Design Rule Checker

If your layout is correct, then no messages will appear. If there are some errors, then the warning messages will appear near the errors. Please modify your layout until no error messages appear. Save your layout.

#### 3.3 Part III: Simulation and Parametric Analysis (1.5 hours)

If your layout has been finished and no errors are found, then go ahead to step 2. If not, follow the step1, which will show you how to generate a layout automatically.

#### Step1:

Using "cut" command, clear everything in the display window. Make sure that nothing remains in the window. Go to main menu:

#### Compile>Compile one line>

A "CMOS Cell Complier" window pops up. Input "y=/ (a. (b+c))", push "Compile", a layout of y=a. (b+c) will appear in the window.

#### Analysis>design rule checker

It is to check the layout. It should be correct. If any error appears, please let the assistant know it. Save the layout.

#### **Step2: Add properties to input signals for simulation**

#### click on the clock icon and then click the "a" node on the layout.

The clock window appears; make sure the properties on the window are below:

#### Low level 0.0V High level 2.5V Time low40 Rise time0.5 Time high40 Fall time0.5 ns

- Push "Assign".
- click on the clock icon and click the "b" node on the layout.

The clock window appears; make sure the properties on the window andia NJR Institute of Technology For Technology United to Technology Dr. Pankaj Kumar Porwai (Principal)

#### low level 0.0V High 2.5V Time low 20 Rise time 0.5 Time high 20 Fall time 0.5 ns

➢ Push "Assign".

#### > click on the clock icon and click the "c" node on the layout.

The clock window appears; make sure the properties on the window are below:

#### low level 0.0V High level 2.5V Time low 10Rise time 0.5 Time high 10Fall time 0.5 ns

➢ Push "Assign".

#### > click on the node visible icon and then click the "y" node on the layout.

The node window appears. Make sure "visible in simulation" is active.

> Push "Assign".

#### Simulate>Simulate Option

An Extraction window pops up. Select" **Purge and merge**" for "database", "generate a SPICE file after extraction" for "Options".

> Push button "Models, Parameters"

Make sure: "**use MOS Model**" is "**Berkeley Spice level 3**" "**power Supply**" is **2.5**V "**Temperature**" is **27.0** 

> Push "Extract" and then push "Quit".

#### >Simulate>Start Simulate

A "simulation of example" window pops up. Select "Voltage vs. time", and step is 2 ps,

time scale is 100ns. Check your simulation results. If you are sure that your simulation results are correct, then draw the waves in figure 2.

Y-axis X-axis Figure 3.3: Voltage vs. TimeFor Techno India NJR Institute of Technology Const Classical Dr. Pankaj Kumar Porwal

#### Click "Back to Editor" to quit the simulation window.

#### >Analysis>Parametric Analysis

Click on the output node, and then a window "Start Analysis" pops up. Select "Power Supply", the range is from 0.0V to 5.0V, the step is 1.0V. The "measurement" is "dissipation", push "Start analysis"; curve (dissipation vs. Vdd supply) appears. Click "Large" button to zoom in and draw the curve in figure 3.



Figure 3.4: Dissipation vs. power supply (Vdd= 0V to 5.0 V)

Select "Power Supply", the range is from 0.0V to 5.0V, the step is 1.0V. The "measurement" is "rise delay", push "Start analysis", a curve (rise delay vs. Vdd supply) appears. Draw the curve in figure 4.



X-axis Figure 3.5: Rise Delay & Fall Delay vs. power supply

Select "Power Supply", the range is from 0.0V to 5.0V, the step is 1.0 V. The "measurement" is "fall delay", push "Start analysis", a curve (fall delay vs. Vdd supply) appears. Draw the curve in figure 4.

Select "Node capacitance", the range is from 0 to 100 ir, the step is 20 if. The "measurement" is "rise delay", push "Start analysis", a curve (rise delay vs. load capacitance) appears. Draw the curve in figure 5. For Techno India NJR Institute of Technology Or. Pankaj Kumar Porwa' (Principal) Select "Node capacitance", the range is from 0 to 100 fF, the step is 20 fF. The



X-axis

Figure 3.6: Rise Delay & Fall Delay vs. load capacitance

Select "Node capacitance", the range is from 0 to 100 fF, the step is 20 fF. The "measurement" is "fall delay", push "Start analysis", a curve (fall delay vs. load capacitance) appears. Draw the curve in figure 5.

Please check all of your results in the figures.

For Techno India NJR Institute of Technology Transf Transford Dr. Pankaj Kumar Porwa (Principal)

# Lab-04 Layout

# "MOSFET Inverter Characteristics and Layout in Micro wind"

#### 1. Objective

In this lab students will design and implement a CMOS Inverter. Different design Parameter's effects like transistor sizing, supply voltages etc well be analyzed and delay, area, power and currents will be observed. This lab assumed that students are familiar with MicroWind and Lambda based design rules. The tool used in this lab is MicroWind. The goals for this Lab are:

• Design of CMOS Inverter and transistor sizing.

• Layout Design using the tool.

• Gate delay, area, power and current analysis and the effects of transistor sizing on these parameters.

#### 2. Theory

#### 2.1 MOSFET

The Metal Oxide Semiconductor Field Effect Transistor is very important part of Digital Integrated Circuits. It is mostly used as switch in digital design. MOSFET is a four terminal device. The voltage applied to the gate terminal determine the current flow between drain and source terminals. The body/substrate of the transistor is the fourth terminal. Mostly the fourth terminal (body/substrate) of the device is connected to dc supply that is identical for all devices of the same type (GND fro nMOS and Vdd for pMOS). Usually this terminal is not shown on the schematics

#### 2.2 nMOS

The nMOS transistor consists of n+ drain and source diffusion regions, which are embedded in a p-type substrate. The electrons in the channel beneath the gate between source and drain terminal are responsible for the current flow.

#### 2.3 pMOS

The pMOS transistor consists of p+ drain and source diffusion regions, which are embedded in an n-type substrate. The holes in the channel beneath the gate between source and drain terminal are responsible for the current flow.

# **2.4 CMOS**

CMOS Inverter/NOT gate is considered to be the heart of VLSL cindials, based on the understanding of NOT gate we can extend it easily to NAND and NOR constructed which are Dr. Pankaj Kumar Porwal (Principal) the basic building blocks of more complex circuits e.g. multipliers and microprocessors. As per discussion and design on white board in the Lab, a NOT gate can be implemented using two FETs i.e. a pFET and an nFET both connected in series, in which Vdd is supplied to pFET and nFET is grounded, input x is applied to the gate terminals of both and the output is obtained at node y.

#### 3. Design/ Diagram/Circuit

#### Symbol, Truth Table and CMOS circuit of NOT Gate



Figure 4.1 Inverter Symbol

#### 4. Lab Instructions

- a. Open MicroWind and select the foundry cmos025.
- b. Save the design as "Save as" as "Lab04", and save the design frequently during the lab session.
- c. Draw the layout of nMOS using MOS Generator
- d. Draw the layout of pMOS using MOS Generator by setting the appropriate width of pMOS
- e. Connect the two transistors using Medal 1as per diagram.
- f. Draw the rails of Vdd and Gnd above and below.
- g. Connect the n well with Vdd.
- h. Add input and output to your design.
- i. Save the layout.
- j. Apply design rule checker.
- k. Simulate the design using run Command.
- 1. Analyze configuration delay, gate delay, current, power, and midpoint voltage.
- m. Repeat the design for different values

For Techno India NJR Institute of Technology Transf Transf Dr. Pankaj Kumar Porwa (Principal)



Figure 4.2 Inverter Symbol in MicroWind





Figure 4.4 Running the Simulation 2



Figure 4.5 Running the Simulation 3

For Techno India NJR Institute of Technology Technol Constitute of Technology Dr. Pankaj Kumar Perwa (Principal)

# 5. Lab Report

- Give a short description of the content of the Lab
- Include block Diagram of your design in the lab report.
- Include your name in the layout for evaluation purpose
- Include the results in timing waveform in your report.
- Only follow the cover page format.

Simulation Anlysis (Include in your Lab Report)

<b>SR.</b> #	Width of nMOS	Drain term voltage	Input Voltage Level	Propagation Delay	Output voltage Level	Current I <sub>D</sub>
1	<b>10</b> λ	V <sub>ss</sub>	2.5v			
2		55	0.5v			
3			1.5v			
4			5.5v			
5		$V_{DD}$	2.5v			
6			0.5v			
7			1.5v			
8			5.5v			
9	50 <i>λ</i>	$V_{ss}$	2.5v			
10		55	0.5v			
11			1.5v			
12			5.5v			
13		$V_{DD}$	2.5v			
14		22	0.5v			
15			1.5v			
16			5.5v			

You can increase the table and also the entries for in depth analysis.

A properly presented in depth analysis with graph based on the table entries will be highly appreciated.

Discuss the Effects of width design parameter of the MOS devices on their behavior.

For Techno India NJR Institute of Technology Gan St Car Sal Car Dr. Pankaj Kumar Porwa (Principal)

# Lab-05 Layout

# "Layout of Basic Gates using 0.25 micron Technology in Microwind"

# 1. Objective

In this lab students will design and implement the layouts of different CMOS gates, which includes NAND, NOR. The tool used in this lab is Microwind. The goals for this Lab are:

- Design of CMOS NAND and NOR Gate.
- Layout Design using the tool.
- Gate delay, area, power and current analysis and the effects of transistor sizing on these parameters.

# 2. Theory

#### 2.1 NAND Gate

As per discussion and design on white board in the Lab, a NAND gate can be implemented using four FETS i.e. two pFETs and two nFETs as the inputs of the gate is two. pFETs are connected in parallel while nFETs are connected in series, Vdd is supplied to the parallel combination of pFETs while the series combination of nFETs is grounded. Inputs a & b are applied to the gate terminals of all FETs, and the output f is obtained from the common junction of these series and parallel combinations as illustrated in NAND circuit under the heading of **Design Diagram / Circuit**.

#### 2.2 NOR Gate

As per discussion and design on white board in the Lab, A NOR Gate can be implemented using fours FETS i.e two pFETs and two nFETs as the inputs of the gate is two. pFETs are connected in series while nFETs are connected in parallel, Vdd is supplied to the series combination of pFETs while the parallel combination of nFETs is grounded. Inputs a & b are applied to the gate terminals of all FETs, and the output f is obtained from the common junction of these parallel and series combinations as illustrated inNOR circuit under the heading of **Design Diagram/Circuit**.

For Techno India NJR Institute of Technology Transf Transf Dr. Pankaj Kumar Porwa (Principal)

# 3. Design Diagram / Circuit

#### a) Symbol, Truth Table and CMOS circuit of NAND Gate



#### b) Symbol, Truth Table and CMOS circuit of NOR Gate



Figure 5.1 NOR Gate, Symbols and Truth Table

#### 4. Lab Instructions

- 1. Open Microwind and select the foundry cmos025
- 2. Save the design as "Save as" as "Lab05", and save the design frequently during the lab session.
- 3. Draw the layout of nMOS using MOS Generator
- 4. Draw the layout of pMOS using MOS Generator by setting the appropriate width of pMOS
- 5. Connect the transistors using Metal 1 as per design.
- Techno India NJR Institute of Technology 6. Draw the rails of  $V_{DD}$  and ground rails above and below.
- 7. Connect the nWell to  $V_{DD}$
- 8. Check the design using DRC for any design rule violation and Dr. Pankaj Kumar Porwa

(Principal)

design in case of error, again run the DRC and check for errors. Or run the DRC after each change in the layout.

- 9. Check for Electrical connections to be valid.
- 10. Add inputs and outputs to the design; also add virtual capacitance at the output in your design.
- 11. Simulate the Design. Observe the values of configuration delay, gate delay, power, current, VTC, and area.
- 12. Repeat the design using for different values of transistor's dimensions, supply voltages. And observe the changes in configuration delay, gate delay, power, current, VTC, and area carefully. Make a conclusion of your observations.

0.300µm	Nand Gate
· · · · · · · · ·	i de la companya de la
	🛛 🖾 🗖 🖾 Nudt+
	. 🛛 🗶 . 🔽 🏒 <u>ves-</u> e a la calencia de la calenc
	. 🛛 🖌 . 🔛
- <b>"</b> .	
· · · · · · · · · · · · · · · · · · ·	
······································	

NAND Gate using Metal 3 for inputs, Metal 2 for Vdd and Gnd, and Metal 1 for diffusion interconnection and CMOS 0.12 micron process

For Techno India NJR Institute of Technology Gan For Technology Dr. Pankaj Kumar Porwai (Principal)



Figure 5.2 Simulating the NOR gate

# 5. Lab Report

- Give a short description of the contents of the lab •
- Include block diagram/diagrams of your design in the lab report
- Describe your layout design approach parameters and explain the effects of each the parameter
- Include layout of your design also add your name on the design for evaluation • purpose.
- Include the results in timing waveform format in your report. Only follow the provided cover page format.

# 6. Simulation Analysis (Include in your Lab Report)

- A properly presented in depth analysis with graph based on the table entries will be highly appreciated.
- Why the Low to High propagation delay is smaller than High to Low propagation delay for NAND gate.
- Why the Low to High propagation delay is larger High to Low propagation delay for NOR gate.
- How for NAND Gate the delay can be made symmetric. Explain, and what will be its effects on power consumption.
- How for Complex Gate the delay can be made symmetric. Explain, and thetow Technology be its effects on power consumption. • นักว นาวลเอง Dr. Pankaj Kumar Porwa

(Principal)

# Lab 06 Layout

# "Layout of a Complex gate using 0.25 micron Technology in MicroWind"

# 1. Objective

In this lab students will design and implement the layouts of a complex CMOS gate. The tool used in this lab is MicroWind. The goals for this Lab are:

- Design of CMOS Complex Gate.
- Layout Design using the tool.
- Gate delay, area, power and current analysis and the effects of transistor sizing on these parameters.

# 2. Theory

# 2.1 Complex Gate

The expression for the complex gate is given as under

F = ad + b(cd + a)

As per discussion and design on white board in the Lab, this complex gate can be implemented as under

#### For pFETs Array

Group1: Two pFETs with inputs "c" & "d" at its gate terminals are connected in parallel.

Group2: A pFET with input "a" at its gate terminal is in series with Group1. Group3: A pFET with input "b" at its gate terminal is parallel to Group1-Group2. Group4: Two pFETs with inputs "a" and "d" are in parallel and is connected in series with Group1-Group2-Group3

#### For nFETs Array

Group1: Two nFETs with inputs "c" & "d" at its gate terminals are connected in series. Group2: An nFET with input "a" at its gate terminal is in parallel with Group1. Group3: An nFET with input "b" at its gate terminal is in seies to Group1-Group2. Group4: Two nFETs with inputs "a" and "d" are in series and is connected fiechnology parallel with Group1-Group2-Group3 For Technol India NJR Institute of Technology Dr. Pankaj Kumar Porwal (principal)
# 3. Design Diagram / Circuit

## **Expression and CMOS circuit of a complex Gate**

 $\overline{F = ad + b(cd + a)}$ 



Figure 6.1 Schematics of  $\overline{F = ad + b(cd + a)}$ 

- 4. Lab Instructions
  - 1. Open MicroWind and select the foundry cmos025
  - 2. Save the design as "Save as" as "Lab04", and save the design frequently during the lab session.
  - 3. Draw the layout of nMOS using MOS Generator
  - 4. Draw the layout of pMOS using MOS Generator by setting the appropriate width of pMOS
  - 5. Connect the transistors using Metal 1 as per design.
  - For Techno India NJR Institute of Technology 6. Draw the rails of  $V_{DD}$  and ground rails above and below.
  - 7. Connect the nWell to  $V_{DD}$
  - 8. Check the design using DRC for any design rule violation and rect iar Porwa Dr. Pankaj Kum

Principal)

design in case of error, again run the DRC and check for errors. Or run the DRC after each change in the layout.

- 9. Check for Electrical connections to be valid.
- 10. Add inputs and outputs to the design; also add virtual capacitance at the output in your design.
- 11. Simulate the Design. Observe the values of configuration delay, gate delay, power, current, VTC, and area.
- 12. Repeat the design using for different values of transistor's dimensions, supply voltages. And observe the changes in configuration delay, gate delay, power, current, VTC, and area carefully. Make a conclusion of your observations.

5. Lab Report

- Give a short description of the contents of the lab
- Include block diagram/diagrams of your design in the lab report
- Describe your layout design approach parameters and explain the effects of each the parameter
- Include layout of your design also add your name on the design for evaluation purpose.
- Include the results in timing waveform format in your report
- Only follow the provided cover page format.
- 6. Simulation Analysis (Include in your Lab Report)
  - A properly presented in depth analysis with graph based on the table entries will be highly appreciated.
  - How for the Complex Gate the delay can be made symmetric. Explain and what will be its effects on the power consumption.

For Techno India NJR Institute of Technology Tan J TIZAL CH Dr. Pankaj Kumar Porwa (Principal)

# Lab-07 Layout

# "Technology Scaling Effects in CMOS"

## 1. Introduction

Integrated circuits fabrication technology is continuously improving. As a result, the internal dimensions of semiconductor devices are steadily decreasing. At the same time, the size of circuits that can be fabricated economically continues to increase. Besides increasing the number of devices per IC, scaling has a profound effect on the performance of a circuit in term of speed and power. In this lab, we will demonstrate these effects using the layout edit tool MicroWind (from INSA, Toulouse, France) and circuit simulation tool PSPICE (from MicroSim Corp., USA). This lab will demonstrate the influence of technology scaling on area, delay and power. The first part (section 2) is about **device scaling**. The second part (section 3) is about **interconnect scaling**. **Please note** -- *Some of the formulas used in this lab are explained in detail in Rabaey's book* "Digital Integrated Circuits -- A design perspective", as you will see in the following sections.

Read the related pages carefully before you start the lab.

# 2. Device Scaling

The following table-1 and table-2 are from Rabaey's book "Digital Integrated Circuits --A design perspective". They show the ideal scaling effect. This can be used to do scaling effect estimation as is needed later (S is the scaling factor. S>1. U is the voltage scaling factor, and 1 < U < S). **Full scaling** means that the supply voltage is scaled in the same ratio as device size. **Fixed-voltage** scaling means that the supply voltage is kept the same while the size is scaled down. **General scaling** means that the supply voltage is scaled while the size is scaled down, but not as much as the size scaling ratio.

Parameter	Relation	Full scaling	General scaling	Fixed-voltage scaling
W, L, t <sub>ox</sub>		1/S	1/S	1/S
VDD		1/S	1/U	1
Area/Device	WL	$1/S^{2}$	$1/S^{2}$	$1/S^2$
Cox	$1/t_{ox}$	S	S	S
CL	C <sub>ox</sub> WL	1/S	1/S	1/S
Tp	$C_L V/I_{av}$	1/S	$U/S^2$	$1/S^2$
P <sub>av</sub>	$C_L V^2 / t_p$	$1/S^2$	$S/U^3$	S

Table-7.1	Scaling	relation	for	long-cha	nnel d	levices
1 auto-7.1	Scanng	relation	101	iong-cha	mer	

Table-7.2 Scaling relation for short-channel devices

(the parameters not listed here are the same as in table-1)

For Techno India NJR Institute of Technology

Parameter	Relation	Full scaling	General scaling	Fixed-voltage scaling
Tp	$C_L V/I_{av}$	1/S	1/S	1/S
Pav	$C_L V^2 / t_p$	$1/S^{2}$	$1/U^{2}$	1

#### 2.1 Area Scaling

Open Microwind. Open an example named "ram44". Select the 1.2um foundry. Here, the "1.2um" means the feature size (or minimum gate length of the transistor. *Please note that in 0.35 um foundry and 0.25um foundry the minimum gate lengths are 0.4um and 0.3um respectively. So their scaling factor should be calculated according to 0.4um and 0.3um*). Use 'view->statistics' to get the size of this full-adder. Fill in the following table. Then choose foundry of 0.8um, 0.6um, 0.35um and 0.25um, and check their area respectively. Verify that the area scaled as predicted.

Table-7.3 Area scaling effect

	1.2um foundry	0.8um foundry	0.6um foundry	0.35um foundry	0.25um foundry
Process scaling factor S (compared with 1.2um)	1	1.5 (1.2um/0.8um)	2 (1.2um/0.6um)	3 (1.2um/0.4um)	4 (1.2um/0.3um)
Estimated area scaling factor 1/S <sup>2</sup> (S is scaling factor)	1	0.4444	0.25	0.1111	0.0625
Area (um <sup>2</sup> )					
Real area scaling factor Area/Area <sub>1.2um</sub>	1				

#### 2.2 Vertical Size Scaling

It should be mentioned that the device's vertical dimension is not scaled in the same degree as the lateral. Normally the vertical size is less scaled than the lateral size. This is particularly apparent in deep sub-micron process. The following figure shows this phenomenon:

For Techno India NJR Institute of Technology Transf Transf Dr. Pankaj Kumar Porwa (Principal)



#### Figure 7.1 Vertical Size Scaling

Open the "ram44" again with 1.2um foundry. Choose any Metal-1 line, use "process view" to check the thickness of metal-1. **Fill in table-4**. Then choose foundry of 0.8um, 0.6um, 0.35um and 0.25um and perform the same checking. Note that with scaled technology, the same metal wire looks 'thicker'.

Table-7.4 Metal-1 thickness

	1.2um	0.8um	0.6um	0.35um	0.25um
Metal-1 thickness					
(um)					

Question: Why the thickness does not scaled down as the process does?

## 2.3 Propagation Delay Scaling

2.3.1 Read page 133-135 of Rabaey's book "Digital Integrated Circuits -- A design perspective", which is about the first order propagation delay estimation of an inverter. 2.3.2 Estimate the propagation time scaling factor (according to table-1, table-2) from 1.2um to 0.8um, 0.6um, and from 0.6um to 0.35um and 0.25um. Fill in the related row in table-5.

**Hints**: Scaling from 1.2um to 0.8um and 0.6um can be treated as fixed-voltage long channel scaling because the supply voltages for them are all fixed at 5V. From 0.6um to 0.35um and 0.25um can be treated as short channel full scaling because the supply voltage is 5V for 0.6um and 2.5V for 0.35um and 0.25um processes.

2.3.3 Open Microwind. Choose 1.2um foundry, and draw two same inverters as shown in the following diagram (the second one works as the load of the first one). You can find a demonstration of inverter layout by selecting "file->open", and selecting "inv3.msk".

For Techno India NJR Institute of Technology





- Set the size (width/length) of both NMOS transistors to be 3um/1.2um and both PMOS transistor to be 9um/1.2um. Set the input to be a clock signal that has 1ns high and low periods, 0.01ns rising and falling edges (the edges are set to be very sharp to measure the propagation accurately). 2.3.4 Simulate the inverters for 20ns and set the simulation step to be 1ps.
- Check the propagation time of inverter1 (from *input* to *out1*). The propagation time should be the average of the rising time and falling time. Fill in table-5. Save the design with the name "buffer1". 2.3.5 Open the design "buffer1" with foundry of 0.8, 0.6, 0.35 and 0.25um respectively. Repeat step 2.3.4.

	1.2um	0.8um	0.6um	
Process scaling factor – S (compare with 1.2um)	1	1.5	2	-
Your estimation of t <sub>p</sub> scaling factor	1			
Measured propagation time $t_p$ (ps)				
$t_p$ / $t_{p-1.2um}$ (propagation delay scaling factor)	1			
	0.6um	0.35um	0.25um	]
Process scaling factor – S (compare with 0.6um)	1	1.5	2	
Your estimation of t <sub>p</sub> scaling factor	1			
Measured propagation time $t_p$ (ps)				
$t_p$ / $t_{p\text{-0.6um}}$ (propagation scaling factor)	1		with to Of	echnology
		For Techno India	Tenst CT2 Dr. Pankaj Ku (Princ	ai col Imar Porw Sipal)

Table-7.5 Propagation Delay

**Question**: Does the measured propagation scaling factor meets your estimation? It should be mentioned that the deviation could be quite large. There are two main reasons causing this deviation. The first is that many assumptions used to deduce the relationships in table-1, table-2 do not hold in practice. The second is that the process parameters are different from company to company, so the scaling factor can also be quite different in different companies.

## **2.4 Power Scaling**

2.4.1 Estimate the power scaling effect of this "buffer1" with hints in 2.3.2. Fill in the related row in table-6. Please note that here the power consumption means the power at their highest working frequency. To evaluate this highest-frequency-power, we first use a fixed frequencyinput, measure the power at this frequency, and divide this power by the propagation delay to normalize it. This is the same method as used in Table-1 to deduce the relation of Pav: CLV2/tp.

2.4.2 Choose different foundry (1.2um, 0.8um, 0.6um, 0.35um and 0.25um) and simulate 'buffer1' in Microwind. Note that the input signal frequency is kept the same (set in section 2.3.3) in different foundry simulations. In the simulation waveform window, choose "voltages and currents". There's average power consumption estimated. We should compare the relative values of power to see the scaling effect. Set the simulation time to 20ns (simulate 10 cycles to average the power consumption).

**Please note** – The power consumption  $P_1$  you get by this way corresponds to a specific working frequency -- frequency of 'input'. Power consumption of CMOS circuit is directly proportional to the working frequency. To evaluate the power consumption of their respective highest work frequency, we should divide this  $P_1$  by the propagation time  $t_p$  (measured in section 2.3 in table-5) to normalize them. So,  $P_N = P_1/t_p$ . Here,  $P_N$  is not a real physical value. It is just a relative number.

For Techno India NJR Institute of Technology Tan J TIZAL CH Dr. Pankaj Kumar Porwa (Principal)

Table-7.6 Power scaling factor

	1.2um	0.8um	0.6um
Process scaling factor – S (compared with 1.2um)	1	1.5	2
Your estimation of power scaling factor	1		
$P_1(uW)$			
t <sub>p</sub> (ps) (from table-5)			
$P_N = P_1/t_p$ (normalized power)			
$P_N / P_{N-1.2um}$ (power scaling factor)	1		
	0.6um	0.35um	0.25um
Scaling factor – S (compared with 0.6um)	1	1.5	2
your estimation of power scaling factor	1		
$P_1(uW)$			
t <sub>p</sub> (ps) (from table-5)			
$P_N = P_1/t_p$ (normalized power)			
P <sub>N</sub> / P <sub>N-0.6um</sub> (power scaling factor)	1		

# 3. Interconnect Scaling

Interconnect scaling has a different aspect as device scaling. If a metal wire is scaled the same ratio in all dimensions, the resistance of the wire will increase to S\*R and the capacitance will reduce to C/S. So the RC delay should keep the same. But the real case is that there're a lot of long wires connecting internal modules, so the average wire length will not scaled down as the process does. If a wire is not scaled in length but scaled in the other two dimensions, the RC delay will be S2 times larger (as shown in figure-3)! This causes the phenomenon: **the wire delay becomes larger than the gate delay**.





**Design Target:** Design a two-stage buffer to drive a 1cm metal-1 wire (5-lambda width) using 1.2um foundry and 0.25 um foundry respectively. Compare the gate delay and the wire delay in both cases.

Read page 449 of Rabaey's book "Digital Integrated Cirpots A design perspective at conwhich is about how to calculate the optimal size of a two-stage buffer. The constitute of Technology Dr. Pankaj Kumar Porwal (Principal) in this section are from this page. Read this page carefully and understand how the formulas are induced.

3.1.1 First, design the buffer in 1.2 um foundry according to step 3.1.2 to 3.1.7 and **fill in table-7**.

3.1.2 The first inverter of the two-stage buffer has a minimum size of 9um/1.2um for PMOS and 3um/1.2um for NMOS (these values are for 1.2um foundry. When open this design again in other foundries, the size will be scaled automatically, but the ratio will stay the same). It is the same size as the one we have designed in section 2.3. So we can open this design directly in 1.2um foundry. Double click the input gate of the first inverter. Find the input capacitance **Ci** and **fill in table-7**.



Figure 7.4 Optimal two stage buffer

3.1.3 Calculate the resistance and capacitance of the metal-1 wire using Microwind. It is not easyto draw a 1cm long metal wire. So, in Microwind, draw a 5-lambda width, 500um long metal-1 wire. Double click it to get the capacitance and resistance. Multiply these values by 20 to get the respective **Rwire** and **Cwire** for 1cm wire. **Fill them in tabel-7**.

3.1.4 The RC delay of the wire is **tp,wire** = 0.38\*Rwire\*Cwire (**Fill it in table-7**)

3.1.5 Calculate the optimal size of the second inverter and **fill it in table-7.7**: **Uopt** = X1/2 where Uopt = the optimal ratio of the second inverter size to the first one. X = Cwire/Ci

3.1.6 The propagation delay of the optimal buffer is **tp,buffer** = 2\*tp\*Uopt. **Fill it in tabel-7.7**. Here tp is the propagation delay of the minimum size inverter unitstituteat Tachnology same size. This value was measured in section 2.3. 3.1.7 Compare the delay of wire and buffer: tp,wire and tp,buffer. Which one is larger?

3.1.8 **Repeat step 3.1.2 to 3.1.7 with 0.25um foundry**. Compare the delays again. Which one is larger now? Why?

## Table-7.7 Propagation delay in wire and buffer

	$R_{\text{wire}}(ohm)$	C <sub>wire</sub> (pF)	t <sub>p,wire</sub> (ns)	$C_{i}\left( fF ight)$	U <sub>opt</sub>	$t_{p,buffer}(ns)$
1.2um						
0.25um						

## **3.2 Verification of the design in PSPICE (only for 0.25um)**

3.2.1 Select 0.25 um foundry in Microwind. Draw the optimal two-stage buffer and generate a SPICE netlist (you have to draw the layout to get the parasitic parameters such as input/output capacitance). 3.2.2 In the generated netlist, manually add the resistance and capacitance to be the load of the buffer. You have to do this manually because Microwind can not handle wire parasitic parameters. In a real wire, the resistance and capacitance are distributed rather than lumped. Therefore, we use the following model to simulate the real case.



3.2.3 Simulate this netlist in PSPICE. Check the waveform and propagation delay of the bufferand the RC wire (from point A to point B in Figure-5). Do they meet your calculation in section 3.1?

#### Table-7.8 Wire and buffer delay in 0.25um process

	Wire delay (ns)	Buffer delay (ns)
Your calculation		
Measured value		

**Hints:** You might find that the buffer has a much smaller propagation time than you have calculated. One of the reasons is that the calculation of  $U_{opt}$  assumes the capacitance to be lumped, while in real case (and in this simulation) the capacitance is distributed. This will overestimate  $U_{opt}$ .

For Techno India NJR Institute of Technology Tech I 2010 Dr. Pankaj Kumar Porwa (Principal)

# Lab 08 Layout

# "Design and Implementation of Full Adder at Layout Level in Microwind"

## 1. Objective

In this lab students will design and implement the layout of a CMOS Full Adder. Delay, area, power and currents of Full Adder will be observed. This lab assumed that students are familiar with Microwind and Lambda based design rules. The tool used in this lab is Microwind. The goals for this Lab are:

- Design of CMOS Full Adder Layout.
- Layout Design using the tool.
- Gate delay, area, power and current analysis

## 2. Theory

## **CMOS Full Adder**

A Full Adder is an important building bock of arithmetic circuits in a system. Full adder accepts three inputs and produces the outputs sum and carry by adding the binary bits with the help of logic gates. The Full Adder can be optimized using XOR and NAND Gates only in the following way.

3. Design Diagram / Circuit



Schematic and Layout of the NAND Gate has been done in one or more of the previous labs. There are many ways to construct the XOR schematic e.g. using expression, using Transmission gate. We will construct the schematic in the following way. From the table of XOR Gate.

In	puts	Outputs
Α	В	XOR
0	0	0
0	1	1
1	0	1
1	1	0

Table 6.1: Truth Table for XOR

The XOR can be read from the Table as follows: IF B=0, OUT=A, IF B=1, OUT=Inv (A). The principle of the circuit presented below is to enable the A signal to flow to node W1 if B=1 and to enable Inv (A) the signal to flow to node W1 if B=0. The output inverts the node W1 so that we can get the XOR operator.





For Techno India NJR Institute of Technology Tight Instruction of the second secon (Principal)

5 la	ambd	а		•	•	•	•	•	•	• >	КЮ	R (	Gat	e	•				•	•	•	•	•	•	•	•	•	•	•	•	•
0.6	ł . 25µп	n <sup>1</sup>																													
								. 1	٧d	<u>d+</u>			•		•			•													
													3.7	े. जन्म																	
													<u> </u>	<u>uu-</u>		100															
																	11	21													
																	•														
																	11	11													
															ł,																
								•	1	•		•	•	•	-		•														
															· I			÷Ē													
										1		1		1	1	1	÷.														
															ł		÷														
										•		•		1		•															
											ŀ	×	]		÷.																
										•						3															
•										-	.'																				
														S.	-																
														УS	Ş-																

Figure 8.3 : Layout of XOR Gate 4. Lab Instructions

- 1. Open Microwind and select the foundry cmos025
- 2. Save the design as "Save as" as "Lab05", and save the design frequently during the lab session.
- 3. Draw the layout of nMOS using MOS Generator
- 4. Draw the layout of pMOS using MOS Generator by setting the appropriate width of pMOS
- 5. Connect the transistors using Metal 1 as per design.
- 6. Draw the rails of  $V_{DD}$  and ground rails above and below.
- 7. Connect the nWell to  $V_{DD}$
- 8. Check the design using DRC for any design rule violation and correct the design in case of error, again run the DRC and check for errors. Or run the DRC after each change in the layout.
- 9. Check for Electrical connections to be valid.
- 10. Add inputs and outputs to the design; also add virtual capacitance at the output in your design.
- 11. Simulate the Design. Observe the values of configuration delay, gate delay, power, current, VTC, and area.
- 12. Repeat the design using for different values of transistor's dimensions, supply voltages. And observe the changes in configuration delay, gate delay, power, current, VTC, and area carefully. Make a conclusion of your observations.
  For Technology

Tigh J UIZALOU Dr. Pankaj Kumar Porwa (Principal)



Figure 8.4: Simulating Full Adder

## 5. Lab Report

- Give a short description of the contents of the lab
- Include block diagram/diagrams of your design in the lab report
- Describe your layout design approach parameters and explain the effects of each the parameter
- Include layout of your design also add your name on the design for evaluation purpose.
- Include the results in timing waveform format in your report
- Only follow the provided cover page format.

For Techno India NJR Institute of Technology Gan T Con Con Dr. Pankaj Kumar Porwai (Principal)

# Lab-09 Layout

# "Design and Implementation of Static RAM Cell Layout using CMOS 0.12 micron Technology in Microwind"

# 1. Objective

In this lab students will design and implement the layout of a six-transistor static memory cell.

The technology for this lab is cmos012 micron process. The tool used in this lab is Microwind.

The goals for this Lab are:

- Design of Static RAM Cell schematic.
- Design of Static RAM Cell Layout using the tool.
- Gate delay, area, power and current analysis.
- 2. Theory (Static RAM Cell)

The basic cell for static memory design is based on 6 transistors, with two pass gates instead of one. The circuit consists of two cross coupled inverters, but uses two pass transistors instead of one. The cell has been designed to be duplicated in X and Y in order to create a large arrays of cells. Usual sizes of Megabit SRAM memories are 256 columns x 256 rows or higher. The selection lines WL concern all the cells of one row. The bit lines BL and ~BL concerns all the cells of one column.

3. Design/ Diagram/Circuit



# 4. Lab Instructions

## 4.1. Manual Layout of Static memory Cell

- 1. Open Microwind and select the foundry cmos012.
- 2. Save the design as "Save as" as "Lab08", and save the design frequently during the lab session.
- 3. Draw the layout of nMOS using MOS Generator
- 4. Draw the layout of pMOS using MOS Generator by setting the appropriate width of pMOS
- 5. Connect the transistors using Metal 1 as per design.
- 6. Draw the rails of  $V_{DD}$  and ground horizontal rails with Metal 3.
- 7. Draw the layout of signals BL and ~BL using Metal 2.
- 8. Connect the nWell to  $V_{DD}$
- 9. Check the design using DRC for any design rule violation and correct the design in case of error, again run the DRC and check for errors. Or run the DRC after each change in the layout.
- 10. Check for Electrical connections to be valid.
- 11. Add inputs and outputs to the design; also add virtual capacitance at the output in your design.
- 12. Simulate the Design. Observe the values of configuration delay, gate delay, power, current, VTC, and area.
- 13. Repeat the design using for different values of transistor's dimensions, supply voltages. And observe the changes in configuration delay, gate delay, power, current, TC, and area carefully. Make a conclusion of your observations.



Figure 9.2: Layout of Static Memory Cell

For Techno India NJR Institute of Technology Transf Transf Dr. Pankaj Kumar Porwa (Principal)



Figure 9.4: Layout of 4x4 Array of Static RAM Cells

For Techno India NJR Institute of Technology Gan St Gan St Gan St Gan St Dr. Pankaj Kumar Perwai (Principal)

# 5. Lab Report

- Give a short description of the contents of the lab
- Include block diagram/diagrams of your design in the lab report
- Describe your layout design approach parameters and explain the effects of each the parameter
- Include layout of your design also add your name on the design for evaluation purpose.
- Include the results in timing waveform format in your report
- Only follow the provided cover page format.
- You can implement using any other optimized method.

For Techno India NJR Institute of Technology Tech I 2010 Dr. Pankaj Kumar Porwa (Principal)

# Lab-10 Layout

# "Design and Implementation of Look Up Table (LUT) Layout using CMOS 0.25 micron Technology in Microwind"

## 1. Objective

In this lab students will design and implement the layout of 4 bit 2-input Look UP Table (LUT).

The technology for this lab is cmos025 micron process. The tool used in this lab is Microwind.

The goals for this Lab are:

- Design of Static D Register schematic.
- Design of Static D Register Layout using the tool.
- Design of 4-to-1 Multiplexer using Pass Transistor Logic
- Gate delay, area, power and current analysis.

## 2. Theory (Static RAM Cell)

Look-up Tables are almost invariably used in FPGAs to produce combinational functions. A look-up table is composed of permanent memory (RAM) connected to a multiplexer. All possible outputs of the desired function are stored in the ram cells. The inputs of combinational function are the inputs of multiple

For this, students will design a 2-input look-up table. For that we will need 4 D-Registers and one 4-1 multiplexer with 02 select inputs.

A 4-1Multiplexer can be constructed using pass transistor logic as shown in the Diagram section.

## 3. Design/ Diagram/Circuit

## 4. Lab Instructions

- Open Microwind and select the foundry cmos012.
- Save the design as "Save as" as "Lab09", and save the design frequently during the lab session.
- Draw the layout of nMOS using MOS Generator
- Draw the layout of pMOS using MOS Generator by setting the appropriate width of pMOS
- You are free to choose automated or manual method for your latch design.
- For your convenience schematics and Layout of D-latch and MUX are already copied in your Labs folder. You are free to use them. But they are point interview. and may not give the best results. So you are strongly advised to design your of the Dr. Pankaj Kumar Porwa Ugho optimized layout.

(Principal)

- Connect the transistors using Metal 1 as per design.
- Draw the rails of  $V_{DD}$  and ground horizontal rails with **Metal 3**
- Connect the nWell to  $V_{DD}$
- Check the design using DRC for any design rule violation and correct the design in case of error, again run the DRC and check for errors. Or run the DRC after each change in the layout.
- Check for Electrical connections to be valid.
- Add inputs and outputs to the design; also add virtual capacitance at the output in your design.
- Simulate the Design. Observe the values of configuration delay, gate delay, power, current, VTC, and area.
- First stage of simulation will be configuration where you will give a positive pulse to the clock of your RAM cells and load them with four possible combinations of output.
- Second stage will be simulation of you configured XOR function where you will give different combinations to sel inputs and observe the output.



Figure 10.1: Layout of 4-bit 2-Input Look UP Table (LUT)

For Techno India NJR Institute of Technology Transf Transf Dr. Pankaj Kumar Porwa (Principal)



Figure 10.2: Simulation of 4-bit 2-Input Look UP Table (LUT)

# 5. Lab Report

- Give a short description of the contents of the lab
- Include block diagram/diagrams of your design in the lab report
- Describe your layout design approach parameters and explain the effects of each the parameter
- Include layout of your design also add your name on the design for evaluation purpose.
- Include the results in timing waveform format in your report
- Only follow the provided cover page format.
- You can implement using any other optimized method.
- How much RAM and what kind of MUX will you need to construct an LUT that has 05-inputs

For Techno India NJR Institute of Technology Tech I 2010 Dr. Pankaj Kumar Porwa (Principal)

# Lab-11

# "Chip Design"

## 1. Objectives

This lab consists of designing a complete chip with a buffered 8-bit barrel shifter on layout level (Lab4) and I/O pads. I/O pad ring consists of 32 pads which are 16 input pads, 8 output pads, 4 VDD pads and 4 Vss pads, respectively. Each basic bonding pad size is  $100 \times 100 \mu m_2$ .

#### Note: This lab is VERY time consuming and the only way to be able to finish the lab in time is to prepare the homework tasks carefully.

## 2. Pre-study and preparation

You must carefully read Appendix to know how the chip can be generated. Meanwhile you must finish the lab3 since the lab4 is based on the lab3. If you have not finished the lab3, don't do this lab4 first.

## 3. MicroWind manual

Study the MicroWind manual thoroughly, so that you are very familiar with the features of the programme.

## 4. Lab instructions

Select the cmos0.25 foundry.

#### **4.1 ESD pad protections**

Electrostatic discharge (ESD) exists in input and output pads. In order to protect the chip, ESD protections are required. One of the most simple ESD protection is made up of a set of two diodes and a resistance (Appendix Fig.5). One diode handles the negative voltage Vss flowing inside the circuit (N+/Psubstrate), the other diode (P+/N well) handles the positive voltage Vdd. The layout of ESD protection pad with the N+/P substrate diode and P+/N well) diode is shown in Fig1.

For Techno India NJR Institute of Technology Transf Transf Dr. Pankaj Kumar Porwa (Principal)



Figure 11.1.Create a diode for I/O pad protections

One simple way to add a diode in the layout is to click on the cell library icon, then click on the Contacts menu and to assert the options: <Diff P + Metal1> and <Diff N+ on Nwell>. This creates a P+/ Nwell diode with its appropriate contacts (Fig. 2). To select <Diff N+ to Metal1> and <Diff P+ on Psubstrate> generate N+/P substrate diode.

Pads Inductor Con	tacts Bus MOS Path Logo	
Select Contacts	Repeat	
🗂 Metal5 to Metal6	Rows 1	
Metal4 to Metal5		
🔲 Metal3 to Metal4	Columns 1	
🔲 Metal2 to Metal3		
🔲 Metal1 to Metal2	Add Polarization	
🗖 Polyto Metal1	C None	
Diff P+ to Metal1	C Diff N+ on Nwell	
☐ Diff N+ to Metal1	C Diff P+ on Psubstrate	

Figure 11.2: Layout Generator.

Note that to change **Rows** and **Columns** with any more than 1 numbers can enlarge the diode size. Save your design as ESDprotections.msk in your directory.

## 4.2 Design the I/O pad ring

To generate the pad ring: Edit -> Generate -> I/O Pads.

For Techno India NJR Institute of Technology Transf Transf Dr. Pankaj Kumar Porwa (Principal)

A windows similar to Fig. 3 pops up. The <Pad ring> option should be selected. The values <Pads in X: 8>, <Pads in Y: 8>, <Ring Width: 15  $\mu$ m> and <Vdd, Vss pairs: 4> should be filled in.

🗞 Layout Generator	- D ×
Pads Inductor Contacts Bus MCS Path Logo	
Options ● Pad ring ● Single pad (30x30 µm) ● Single pad (µm) : 50	
Pad Ring Generator Pads in X: 8 (Total 32 pads)	
Pads in Y: 8 Vdd,Vss pairs: 1	
Ring Width 15 µm	
🔓 Generate Pad 🛛 🗶 Cancel	

Figure 11.3: Generate Pads Window

A pad ring similar (not exactly the same) to Fig. 4 in the lab instruction is generated. You can now inspect the generated pad ring. It has four pairs of Vdd-Vss pads, correctly connected. Make sure that the supply voltage is correct, 2.5 V. You can also see that the ESD protection circuits already exist in the generated pad ring.



The pads and the inner ring (Vdd) have all six metal layers. We only need two in this lab. Extra metal layers require more masks, resulting in a higher cost. Therefore, we remove the unnecessary metal layers.

1. From Edit -> Protect all.

2. Select M 6, M 5, M 4 and M 3 on the Palette, and remove all these layers in the layout (pads and pad ring).

3. Select M 2 on the Palette and remove the Metal 2 on the left side of the inner ring.

4. After removing the metal layers, make sure that the power supply pads are still correctly connected, the 4 Vdd pads should be connected to the inner ring and the

4 Vss pads to the outer.

5. Just as in the lab instruction, besides that the power supply pads are now already properly connected. You only need to distribute the pads to the signals (A0-A7, Sh0-Sh7 and the outputs s0-s7).

#### 4.3 Assembling the chip

1. Open lab4.msk from File.

2. Click File -> Insert -> open your ESDprotections.msk file. It appears on the right corner of the pad ring window. Put it in each I/O pad. The connection way can be referred Fig.1.

3. Click File -> Insert -> open your lab3 msk file. The barrel shifter is on the right corner of the pad ring window. Moving it into the centre of the pad ring.

4. Connecting all I/O,Vdd and Vss of lab 3 cell to the relative pads with Metal 1 and Metal 2. Please refer to Path between Pads and Cells in appendix. The Width Metal can be filled in any more than 10 lamda in order to visible on the whole chip. Note that the work need you careful and patient. It consumes lots of time.

## Hint: repeating using <Zoom in>, <all> to enlarge the part of chip.

#### Steps for connection between Pads and Cells.

- 1. Click the stretch icon;
- 2. Stretch some path edge with mouse;
- 3. Hold down one of arrow keys or move Mouse to needed direction;
- 4. put the VIA to make M1/M2 contacted as need two metar optimes; no India NJR Institute of Technology Const Const

- 5. Check node if identified between pads and cells;
- 6. Do Design Rule Check. If errors, correct them;
- 7. If right, save your design;

### 4.4 I/O stimuli

- ➢ Name Pad the same with Lab4.
- Name the inputs to the barrel shifter A7 through A0 in the order displayed in figure 4. Use the Visible node in the palette for this and select the properties to Vdd or Vss so that You set a clever selection of fixed input values to enable Your investigation on how the output is depending on the control signals.
- Name the control inputs to the barrel shifter Sh0 through Sh7 in the order displayed in figure 6. Use the Visible node in the palette for this and select the property to pulse in order to apply interesting control signals. Let one and only one control signal be high at each instant. The pulse should have a rise and fall time of 0.5ns. The pulse width should stay high for at least 2ns
- Name Your buffer outputs s7 through s0 in such manner that the index corresponds to that of the barrel shifters input signals. Use the Visible node in the palette for this and select the property to variable. Apply Vdd and Vss voltages to the buffer, using Vdd supply and Ground from the palette.
- 5. Simulate
- 5.1 Simulate functionality

Check that Your design is working properly.

Study maximum time delay.

Maximum time delay: \_\_\_\_\_

Check the average wire length, by doing:

File -> Statistics -> Interconnects.

Average length: \_\_\_\_\_

Check the capacitance on the following nodes:

A7: \_\_\_\_\_ F A6: \_\_\_\_\_ F



A5:	 F
A4:	F
A3:	F
A2:	F
A1:	F
A0:	 F

Also check the capacitance, on the barrel shifters output before the buffer:

 B7:
 \_\_\_\_\_\_F

 B6:
 \_\_\_\_\_\_F

 B5:
 \_\_\_\_\_\_F

 B4:
 \_\_\_\_\_\_F

 B3:
 \_\_\_\_\_\_F

 B2:
 \_\_\_\_\_\_F

 B1:
 \_\_\_\_\_\_F

 B0:
 \_\_\_\_\_\_F

#### 6. Discussion

Explain the difference between Lab4 and Lab5.

Explain the simulation You have carried out.

Motivate Your time delay result.

Motivate why the obtained capacitance values on A7 through A0 are not equal.

Explain the obtained results regarding the capacitance values on B7 through B0.

You can now call an assistant and **demonstrate** results and **fo** scuss Your canclusions and **fo** scuss and **fo** scuss and **fo** scuss **fo** scuss